This course, starting from buying the wafer up to the nal interconnect structure made by Cu damascene techniques, details in a step by step fashion how a logic chip is built and what are the associated yield control/metrology steps encountered during the build. The build basics which are applicable to any state of the art chip facility will be described in such detail that the student will understand the reason for each step, and the logic of the sequence used, as well as systematic and random defects encountered. Additionally, a discussion of an active yield control strategy is described including in line inspection techniques and points, use of CD, overlay and AFM, both now and in the near in future. Cross sections, top down defect appearance, etc., at each k ey step will be used to illustrate the build process and the defects found. The instructor, Professor Ernest Levine of the School of Nanosciences and Nanoengineering of the University of Albany, has spent 2 4 y ears working in the eld which will be explored in this tutorial. A study of parasitic bipolar junction transistor eects in Single Pocket (SP) thin-lm SOI n-MOSFETs is carried out. Characterization and simulation results show that parasitic BJT action is suppressed in SP-SOI MOSFETs when compared to the conventional (CON) SOI technologies. SP-SOI MOSFETs used in this study are fabricated by the standard CMOS process, except the implant is done after the poly-silicon gate patterning. Pocket implant is done from the source side. Both the CON and SP-SOI MOSFETs are fabricated on the same wafer with channel lengths down to 100nm, and with dierent silicon lm thicknesses, 35, 50 and 65 nm. The gate oxide thickness for all the MOSFETs is 3.9 nm. Gate-Induced-Drain-Leakage (GIDL) current technique has been used for characterization of parasitic BJT gain. GIDL current i s independent o f c hannel length and depends on the area of gate-drain overlap region and the electric eld within it. At high drain biases, when impact generation starts to occur, the impact generated electrons ow t o wards the drain while the holes lead to charging of the body in SOI. In long channel devices these holes recombine before reaching the source, where as in short channel devices the hole current gets amplied by the factor (BJT gain) depending upon the base width (channel length). This amplied current gets added to the drain current. By taking the ratio of currents in short channel to long channel device, we can estimate the value of for the parasitic BJT. The experimentally evaluated value of for the parasitic BJT in deep sub-micron SP-SOI devices is found to be an order of magnitude lower as compared to the CON SOI technologies. The suppression of parasitic BJT eect in SP-SOI devices is also analyzed from detailed 2-D simulations and attributed to lower peak electric eld near the drain junction. Further insight is gained by detailed process and device simulatios using a BJT like structure with similar technology parameters as in SP-SOI. The results obtained from simulations excellently corroborate the experimental ndings.
MICROSTRUCTURAL EVOLUTION AND DEFECTS IN ULTRA-THIN SIMOX M A TERIALS DURING ANNEALING. Jun Sik Jeoung,
Rachel Evans, and Supapan Seraphin, The University of Arizona, Department of Materials Science and Engineering, Tucson, AZ. Ultra-thin SIMOX processes are creating increased interest as a long-term solution for ULSI due to its advantages: low cost, better heat dissipation, and short channel eect over standard SIMOX. Ultra thin SIMOX materials were prepared by implantation of the oxygen ions into p-type (100) 8-inch S i w afers at an implantation energy of 65 keV and 100 keV with a dose range of 2.0 -8.0 10 O+/cm using an Ibis 1000 high-current o xygen implanter. As-implanted wafers were subsequently annealed at 1100 C,1200 C, 1300 C and 1350 C each for 0 hrs and 4 hrs in an Ar (+1%O ) atmosphere. Microstructural evolution, oxygen redistribution and crystalline quality of the Si lms of SIMOX structure after post implantation thermal ramping and high temperature annealing were characterized using a Transmission Electron Microscope (TEM), Rutherford Backscattering Spectroscopy (RBS), and Auger Electron Spectroscopy (AES). The defect microstructures and their evolution upon high temperature annealing were investigated using XTEM and PTEM. The dislocation density i n the Si-thin lms of ultra thin SIMOX w ere measured using an optical microscope after a chemical etching.
Results of the microstructure analysis shows that a dose range of 3.0 -3.5 10 O+/cm at an implantation energy of 100 keV produces a silicone island-free continuous buried oxide layer (BOX) after 1350 C and 4 hrs annealing. The thickness of silicon overlayer and BOX l a yer was about 160 nm and 75 nm respectively. The eects of implantation energy and dose on defect density in a fully annealed SIMOX are discussed.
X-RAY REFLECTIVITY STUDY O F E X OTIC MATERIALS FOR ELECTRONIC APPLICATIONS. C.H. Russell, Bede Scientic Inc., Englewood, CO. As device size decreases, new challenges arise regarding shrinking dimensions, creating the need for thin, high k dielectric materials, low k copper interconnects and other exotic materials. This in turn creates physical and characterization issues, which cannot be resolved with traditional metrology tools. Critical physical parameters such a s density, i n terface roughness and thickness of a layer can be resolved with x-ray reectivity. The quickest and a very reliable method of study regarding these materials is to base work on simulations using a very robust tting program. This work incorporates a largely theoretical study of exotic materials of interest, including SiON, low k (silia-based lms) and high k dielectrics (Ta O , Z r O , H f O , SrTiO ), with a few selected experimental results.
ABSORPTION SPECTROSCOPY ON COPPER TRACE IMPURITIES ON SILICON WAFERS. Andy Singh, Katharina Baur, Sean Brennan, Piero Pianetta, Stanford Synchrotron Radiation Laboratory, Stanford, CA; Takayuki Homma, Waseda University, Tokyo, JAPAN. Trace metal contamination during wet cleaning processes on silicon wafer surfaces is a detrimental eect that impairs device performance and yield. Currently, total reection x-ray uorescence (TXRF) using synchrotron radiation is one of the most powerful techniques for trace impurity analysis on silicon wafer surfaces and has been used to better understand the deposition mechanism of Cu trace impurities on silicon wafers. Recent studies investigating silicon wafers immersed in copper contaminated ultra pure water solutions show a strong correlation between the deposited copper concentration and the amount o f o xygen present in ultra pure water. In addition, TXRF has been combined with x-ray adsorption near edge spectroscopy (XANES) on pre-contaminated silicon samples that were dipped in UPW solutions with copper concentrations ranging from 2 to 200 ppb.
Results showing the oxidation state of the deposited metal will be shown for both oxygenated and deoxygenated solutions. Finally, XANES experiments using a cell with a syringe water delivery system to observe samples directly beneath a water layer were also conducted. Higher concentrations of copper were used in the solutions to overcome degraded sensitivities due to the presence of the water layer, but the deposition processes could be monitored without environmental interference.
PORE SIZE DISTRIBUTIONS IN LOW-k THIN FILMS BY X-RAY REFLECTIVITY AND SMALL ANGLE NEUTRON SCATTERING.
Barry J. Bauer, Hae-Jeong Lee, Christopher Soles, Ronald C. Hedden, Da-Wei Liu, Wen-li Wu, NIST, Gaithersburg, MD; Jerey A. Lee, Je Wetzel, International Sematech, Austin, TX. New methods have been developed to measure of pore size distributions in 1 mm lms deposited on silicon wafers. X-ray reectivity (XR) and small angle neutron scattering (SANS) have b e e n carried out on samples surrounded by a c o n trolled partial pressure of toluene vapor. As the vapor pressure increases, increasingly larger pores become lled with toluene liquid and XR is used to measure the amount adsorbed as a function of pressure. The Kelvin equation can be used to calculate the pore size distributions from the adsorption data. SANS is carried out in various mixtures of saturated toluene and toluene-d8 in air. The SANS signal goes through a minimum at a toluene/toluene-d8 ratio which is the \match point" at which time the wall material is matched by the toluene mixture. The wall density c a n be calculated from this composition directly, without assuming any particular morphology type. The match p o i n t mixture is then used to ll the pores at various partial pressures and SANS of these samples provides an independent measure of pore size distribution.
LINEWIDTH DEPENDENCE OF THE REVERSE BIAS JUNCTION LEAKAGE FOR CO-SILICIDED SOURCE/DRAIN
JUNCTIONS. Anne Lauwers, Muriel de Potter, Richard Lindsay, Oxana Chamirian, Caroline Demeurisse, Christa Vrancken, Karen Maex, IMEC, Leuven, BELGIUM. At the moment Co-silicide is the preferred self-aligned silicide for sub 0.25 um CMOS technologies. To be compatible with the continuously decreasing junction depth, the Co-silicide lm thickness is being scaled down to lower the Si consumption at the expense of a higher sheet resistance. To optimally balance the trade-o between silicide sheet resistance and junction leakage, it is crucial to minimise the silicide/silicon interface roughness. The interface roughness can be improved by optimising the salicide pre-clean and the thermal budget of silicidation. In this work the reverse bias junction leakage is studied for Co-silicided 100 nm deep As and B source/drain junctions dened by shallow trench isolation. Dedicated test structures were designed to study the junction leakage as a function of the junction width and spacing. The width of the silicided junctions is varied between 0.15 and 3.0 um, the trench width is varied between 0.3 and 3.0 um. The Co-silicide is formed from a Co/Ti bilayer and resulting Co-silicide lm thickness is 25 nm. Dierent salicide pre-clean conditions are compared. The temperature of the second RTP step of Co-silicidation is varied between 800 and 850 C. The junction leakage is studied as a function of the junction width for dierent trench widths. The leakage current dependence on salicide thermal budget is found to be dierent for large square diodes and diodes with narrow linewidth. We propose a modied self-aligned silicide (salicide) process that uses Ge implantation and a silicon cap to reduce the silicon substrate consumption by 75% as compared with a conventional salicide process. We h a ve used Ge implants to increase the cobalt disilicide formation temperature. This forces the cobalt to react primarily with a deposited silicon cap, thus minimizing consumption from the silicon substrate. We expect this process to be useful for making silicide on shallow junctions and thin SOI lms, where silicon consumption is constrained. To experimentally determine the eect of Ge implantation on silicide formation, we monitored silicide phase evolution using in-situ synchrotron x-ray diraction. We tested dierent Ge implant energies having projection ranges of 5.4, 10, 15 and 20 nm. The implant dose was 3E15 cm , which roughly corresponds to a Ge content of 6%. The obtained Ge prole and dose were veried by SIMS. Since the implant amorphizes the top portion of the silicon lm, we a l s o i n vestigated the role of the amorphization on the silicide formation by testing the silicide process with and without a 900 C RTA re-crystallization anneal. Following the implant, a Co layer capped by a TiN lm was deposited on all samples. While annealing the samples at a heating ramp rate of 3 C/s from 100 C to 1000 C, we monitored the silicide phase using x-ray diraction. The results were compared with a control sample, which was not implanted. Our main observation is that in Ge implanted wafers the formation temperature of the CoSi phase is 122 C higher than the control sample. There is no signicant c hange in the formation temperature of the CoSi phase. We also found that in amorphous silicon the formation of the CoSi phase is not retarded. Yet, if the amorphous portion of the lm is thin enough so it is consumed by the CoSi phase, then the resulting formation temperature of the CoSi phase is similar to those of fully re-crystallized wafers, and is retarded by 122 C. Based on our study we propose a new salicide process having reduced silicon consumption:
(1) Implant Ge and junction dopants. University of Singapore, SINGAPORE; J.Z. Zheng, P.S. Lee, Chartered Semiconductor Manufacturing Limited, SINGAPORE; C.H. Pang, School of Materials Engineering, Nanyang Technological University, SINGAPORE. NiSi is a promising candidate for CMOS device fabrication due to its low resistivity, l o w formation temperature and one-step annealing. Compared with TiSi , the resistivity of NiSi remains constant d o wn to 0.1 m, while it consumes about 20% less silicon to form a silicide lm of the same thickness when compared with CoSi . These two main advantages are of crucial importance for ultra shallow junction formation and sub-quarter micron CMOS fabrication. Nickel silicide samples are formed from sputtered Ni lms on (100) Si substrates with thickness between 4nm and 30nm, and annealed between 300 C and 900 C for 30s by rapid thermal annealing. Electrical measurements by four-point-probe method show that the sheet resistance of thinner lms start to increase at a lower temperature, indicating that thinner lms are thermally less stable and agglomeration occurs more easily. This result is conrmed by t h e surface roughness data from AFM micrographs. Micro-Raman spectroscopy, which is sensitive t o c hemical composition and structure, is applied to identify phase formation, uniformity a n d orientation of nickel silicide lms. For thinner lms, the NiSi phase forms at lower temperature than the thicker ones. For samples of the same thickness, the NiSi lms formed at higher temperatures have a higher degree of epitaxy with the Si substrate. Ion channelling experiments using Rutherford backscattering spectroscopy i s a l s o u s e d to study the orientation of the NiSi lms. The interface will be characterized by cross section TEM. And thermal stability of NiSi with dierent thickness will be invested. (NiSi) has been demonstrated to be a potential candidate for deep sub-0.1micron CMOS devices because of its linewidth-independent sheet resistance and low consumption of Si. However, the thermal stability of NiSi is a major concern for back-end process due to the transition of NiSi to the high-resistivity disilicide (NiSi ) at an elevated temperature. In this study, w e h a ve investigated the eect of RTA silicidation duration on the NiSi-to-NiSi transition during Ni-silicidation reaction of thin Ni (20 nm thick) lm on (100)Si. The NiSi-NiSi transition temperature was increased from 700 to 800 C with decreasing the annealing time from 60s to 1s. When the annealing temperature was xed on 700 C, the critical time for NiSi-NiSi transition was identied as 30-40s. Agglomeration of the silicide lms was observed to depend on not only the lm thickness but also the annealing time. The timedependent agglomeration phenomenon can be explained in terms of the kinetics of grain growth. Agglomeration-induced disilicide nucleation was also characterised by HR-TEM. A model considering the kinetics of nucleation and faceted-growth of disilicide has been developed, by constructing a temperature-time transformation diagram, to elucidate the important roles of the lm thickness and the RTA time in determining the NiSi-NiSi transition temperature.
ANALYSIS OF SILICIDE/DIFFUSION CONTACT RESISTANCE MAKING USE OF TRANSMISSION LINE STRUCTURES.
Amal Akheyar, Inneon Technologies, Munich, GERMANY (aliated to IMEC); Anne Lauwers, Richard Lindsay, Muriel de Potter, Georg Tempel and Karen Maex, IMEC, Leuven, BELGIUM. The performance of MOS circuits depends strongly on transistor current drive. The drive current of the transistor is determined by the total device resistance, which consists of the channel resistance and the parasitic resistances associated with diusions and contacts. As device dimensions shrink in each new technology generation, it is expected that the contact resistance between silicide and diusion will ultimately dominate the total device resistance. For ohmic silicide/silicon contacts the contact resistivity is determined by the barrier height and the concentration of electrically active dopants at the silicide/silicon interface. The analysis of the contact resistance of a silicided junction is complicated by the fact that part of the junction is consumed during silicidation. As a result the dopant concentration at the silicide/silicon interface decreases as the silicide thickness is increased and the sheet resistance of the remaining part of the junction increases. In this work the contact resistance of Co-silicided As and B junctions is investigated to understand the inuence of implant and anneal conditions, silicide thickness and silicidation temperature. The contact resistance between silicide and diusion is studied making use of dedicated transmission line structures. The transmission line structures consist of alternating silicided and unsilicided diusion segments, obtained by making use of a salicide blocking mask. The specic contact resistivity and the sheet resistance of the remaining diusion under the silicide are extracted from resistance measurements on transmission line structures with segments of varying length. Relaxed SiGe and pure relaxed Ge pseudo substrates have attracted global interest recently. They are of great importance for providing suitable substrates for tensile strained Si as well as for integrating III-V compound semiconductors with Si technology. W e h a ve used the strain sensitive high resolution two dimensional reciprocal space mapping (2D-RSM) tool to characterize novel high quality fully relaxed SiGe and Ge buer layers grown on Si 001 substrates by chemical vapour deposition. Both symmetric and asymmetric reections were used to characterize these buer layers. The eect of the Ge layer thickness and the post-growth temperature annealing on the over all quality regarding relaxation and threading dislocation density i s i n vestigated. In addition, the advantage of growing buer layers on low temperature grown initial Si buer layers is also studied. The 2D-RSMs are used to extract layer tilts relaxation factors, as well as to assess the crystalline quality. The results indicate high quality fully relaxed buer layer with low threading dislocations. We h a ve observed improved crystalline quality with increasing layer thickness up to an epilayer of 5 micrometer. On contrary to what have been shown previously, w e found no improvement regarding the relaxation and threading dislocation density reduction by using the initial low temperature Si buer layer. The overgrowth on these relaxed buer layers is also monitored. These measurements were complemented by secondary ion mass spectrometry (SIMS). The SIMS results shows that at the Si/Ge interface a considerable inter-mixing have t a k en place. This inter-mixing was also observed in High resolution rocking curves as a tail on the high angle shoulder of the Ge peak in consistence with the SIMS results. There has been increasing interest in compliant substrates for integration of heterogeneous epitaxial materials. In our experiments, borophosphorosilicate glass (BPSG) on silicon is used as a compliant substrate to allow the relaxation of a strained silicon-germanium (SiGe) layer initially grown pseudomorphically on Si(100) substrate and then transferred to the BPSG by a bond and etch process . Buckling of SiGe during relaxation has been observed and analyzed . Here, we rst develop a fundamental quantitative m o d e l and understanding of the tradeo between the desired lateral relaxation and the undesired vertical (buckling) process, and then demonstrate an experimental method to overcome the buckling issue. Large and thin islands cause slower lateral relaxation, which i n t u r n enhances the buckling rate. Relaxation and buckling are measured by Raman spectroscopy and AFM, respectively. Experiments conrmed that thin SiGe layers buckle much faster. Furthermore, lowering the viscosity of the BPSG by a factor of ve l o wers the time required for both the lateral relaxation and buckling process, but the amount o f buckling for a given amount of desired lateral relaxation does not change. Island size is a critical parameter, however, with buckling amplitude on 60um islands of Si Ge being ten times as large as that of 40um islands. To o vercome buckling, samples can be made temporarily thicker with an epitaxial cap, or buckling can be removed by long anneals at 850C after the initial buckling. The buckling amplitude decreases dramatically from more than 10nm to 0.5nm (RMS). We observe that small islands atten faster than big islands and islands atten faster at higher temperature. In addition, attening process slows down over time, which i s e x p l a i n e d b y the fact that the attening process is driven by the residual strain in the islands. With high temperature anneals, it should be possible to make large relaxed SiGe islands with zero dislocation density. T h i s w ork is supported by DARPA(N66001-00-1-8957) a n d A R O ( D AA655-98-1-0270). 1. K.D. Hobart, F.J. Kub, M. Fatemi, M.E. Twigg, P.E. Thompson, T.S. Kuan and C.K. Inoki, J. Electron. Mater. 29, 897 (2000) .
CHARACTERISATION OF NOVEL RELAXED

PREVENTION OF BUCKLING DURING
2. N. Sridhar, D.J. Srolovitz and Z. Suo, Appl. Phys. Lett. 78, 2482 Lett. 78, (2001 . This coecient encompasses the conversion of crystalline Si into SiO with an over 2X cell size. This gives rise to the model of a large excess of Si or alternatively the need for the creation of \free volume" at the interface. One of the earliest detailed models was done by W.Tiller et al. The existence of interstial [excess] Si was given particular cogency by the sucess in explaining oxidation related phenomena like OISF, OED/ORD. This paper discusses the issues that arise when an excess Si or SiO ux is used to adjust the D&G model to the observed growth. The authors use the experience of modelling the oxidation of Si-Ge alloys with the variation of over nine orders of oxygen partial pressure as a background to the discussion. A recent s i m ulation of the thin oxide problem by M. Uwmatsu et al. invokes the eect of \excess Si" near the interface to adjust the D&G reaction coecient and add an additional ux to the growing oxide. This paper will assess some of the critical points in their model as well as the relation of sub-bonded Si to the oxidation mechanism. A recent p r o p o s a l b y P asquarello etal.opens new insight i n to the way the interface adjusts to the growing oxide which c hallenges our previous mechanistic notions. As the gate oxide thickness of metal-oxide-semiconductor (MOS) devices is scaled down to the sub-100nm, tunneling leakage current through gate dielectrics and reliability become serious problems. Thus, the high-k gate dielectrics become one of the solutions in providing increased capacitance and reduced leakage currents without signicantly increasing the actual equivalent o xide thickness (EOT) of gate dielectrics. Among the high-k materials, zirconium oxide (ZrO ) is considered to be one of the potential replacements of SiO gate oxide due to its high dielectric constant and good thermal stability i n contact with silicon. In this study, w e i n vestigated the ZrO gate dielectric deposited by plasma enhanced atomic layer deposition (PEALD) method using three dierent zirconium sources. ZrO were deposited on p-type Si (100) substrate using Zr t-butoxide, Zr(tmhd) (O Bu) and Zr(Net ) as Zr precursor and oxygen as reactant gas. Oxygen reactant g a s w as introduced both as in normal gas phase and plasma state. All samples were rapid thermal annealed at 800 C for 10 seconds in nitrogen ambient. Platinum (Pt) electrode layer with the thickness of about 1000 was deposited by e-beam evaporator and patterned to form the gate electrodes. Post-metallization annealing was carried out in H +N ambient a t 450 C for 30 minutes. The physical and chemical characteristics of ZrO lm were analyzed by cross-sectional transmission electron microscope (XTEM), atomic force microscope (AFM), Auger electron spectroscopy (AES) and X-ray photoelectron spectroscopy (XPS). The electrical properties and reliability c haracteristics including EOT, hysteresis, leakage current and capacitance were analyzed by I-V and C-V measurements. below 1.0 nm and that a high-k replacement material for SiO will be necessary. Since an EOT of less than 1.0 nm will be needed and an interfacial layer of SiO can easily form during deposition, atomic scale control of the interface is critical when depositing a high-k lm. Although atomic layer chemical vapor deposition (ALCVD) inherently allows for monolayer control, researchers using HfCl as a precursor have reported diculty initiating deposition of HfO on H-terminated Si. We nd that the use of Hf(NO ) as a precursor allows for ALCVD of HfO directly on H-terminated silicon without the need for an SiO layer. HfO lms were characterized using spectroscopic ellipsometry (SE), x-ray diraction (XRD) and reectivity, and x-ray photoelectron spectroscopy (XPS). CV, IV, and TDDB measurements were made on capacitors and transistors with evaporated Pt electrodes. A single cycle deposition resulted in a uniform lm covering the entire sample surface, demonstrating a clear advantage of Hf(NO ) over HfCl . XRD analysis indicated that as-deposited lms were amorphous and uniform; lm structure could be altered by a post deposition anneal. Thin lms remained amorphous at anneals below 700 C. XPS analysis indicated that lms are oxygen rich, contain silicate, and that residual NO and NO from the precursor could be eliminated by an anneal. HfO lms had lower leakage than SiO of similar EOT but also lower BD strength. For a 4.2nm HfO lm, k 10 and capacitive equivalent thickness 1.6nm (neglecting quantum eects) was obtained. We present results on the formation of hafnium silicate using UV-ozone oxidation of hafnium silicide. Hafnium silicide lms were deposited on hydrogen terminated silicon wafers at room temperature using magnetron sputtering of HfSi . The hafnium silicide lms were subsequently oxidized to hafnium silicate by exposing the wafers to UV-ozone. We nd evidence for an oxidation rate consistent with metal enhanced oxidation of silicon with yttrium and lanthanum, as seen by P arsons et al. . X-ray photoelectron spectroscopy, Rutherford backscattering spectrometry, and Fourier transform infrared spectroscopy w ere employed to examine the extent o f o xidation. The electrical behavior of the as-deposited and annealed silicate lms were determined with current-voltage (I-V) and capacitance-voltage (C-V) measurements. The eect of post-annealing on electrical properties using N , O , N O, NO, NH , and forming gas will also be presented. ,2,6,6-tetramethyl-3,5-heptanedionato) (1,5-cyclooctadiene) ruthenium (II)]. Hydrogen and oxygen were employed as the reactive gases to deposit, respectively, Ru and RuO . The deposition temperature used ranged from 320 C to 480 C. The resulting lm properties were analyzed using cross-sectional scanning electron microscopy (CS-SEM), four point resistance probe, x-ray photoelectron spectroscopy (XPS), and x-ray diraction (XRD). Both Ru and RuO lms could be deposited with minimal carbon concentration ( 5 at.%). The purity of the lms was reected in the resistivity of the as deposited lms, which w as found to vary from 47 to 300 cm, depending on processing conditions. The lms were subsequently annealed in both forming gas and oxygen ambients for one hour at 650 C. It was observed that the thermal CVD-deposited RuO lms were stable in oxidizing ambients, and annealing in a reducing ambient resulted in signicant lm densication and reduction of the lm resistivities by approximately 70% (to as low a s 43 cm). On the other hand, the ruthenium lms were stable only after anneals in a reducing ambient. It was also observed that the plasma deposited lms were not stable after anneals. High quality high dielectric constant (high-k) HfO lms have b e e n studied and applied in novel poly-Si memory devices. 50-500 HfO lm was deposited on silicon (c-Si) substrate. Poly-Si oating gate was then deposited and patterned. A second HfO lm was deposited on the oating gate, followed by the poly-Si control gate deposition and the formation of source and drain contacts. The process parameters including the HfO and poly-Si formation processes, lm thicknesses and annealing temperatures were studied to optimise the quality of the HfO lm, the HfO /c-Si and the HfO /poly-Si interfaces. The new low-voltage non-volatile memory cell has lower dielectric leakage current, better oxide/Si interfaces, and better memory reliability. Moreover, the cell has lower voltage drop in the two HfO lms and higher voltage drop in the Si substrate. Hence the memory has better gate control on the channel, better tunnelling and higher current drive.
EVALUATION OF CANDIDATE METALS FOR DUAL-METAL
ADVANCED MATERIALS AND PROCESSES FOR SYSTEM ON CHIP APPLICATIONS. B.E. White Jr., R. Muralidhar, and Michael Sadd, Motorola, Austin, TX. The semiconductor industry has experienced exponential growth over the last three decades largely due to the ability of scientists and engineers to shrink the gatelength of the workhorse device of the industry: the silicon MOSFET. As we e n ter the fourth decade of growth, unprecedented technology development i s n e e d e d t o c o n tinue on this trend. In particular, the need to combine disparate technologies to create monolithic systems is driving technology development focused not only on system performance but also ease of integration. This presentation will focus on advanced processes and technologies needed for sub-50 nm system on chip applications. In the logic arena, discussion will focus on a comparison of technologies competing to replace bulk CMOS. This will include discussion of FDSOI MOSFET, double gated FDSOI MOSFET, and Schottky source/drain MOSFET. In the memory arena, discussion will focus on unconventional device structures which are easily integrated with advanced CMOS such as nanocrystalline Si based memory. The need in future devices for gates with sub-nm EOT and/or extreme low leakage implies the use of high-k dielectrics with an interfacial silicon oxide thickness as close as possible to zero because the latter thickness will directly add to the overall EOT value of the dielectric stack. Formation of these layers is pursued with various deposition techniques such as ALCVD, MOCVD, ... In addition to the intrinsic properties of the high k stack, it is essential that the interfacial layer is controlled (minimized) as good as possible. The presence of an interfacial (SiO ) layer depends on several factors, e.g. the silicon surface preparation prior to the high-k deposition, the high-k deposition process and the post-deposition air exposure or thermal anneal. Understanding the mechanism of formation and the control of the interfacial oxide are therefore key-issues for the successful implementation of high-k dielectrics in future devices. Moreover composition, crystallization behavior, stability upon anneal and poly-deposition are all aspects which n e e d t o b e l o o k ed at very carefully in order to assess the intrinsic properties of the high k stacks. The successful understanding of the layer deposition and growth mechanism (layer by l a yer growth, islanding, phase separation, oxygen diusion, ..) relies on the ability to probe these layers very precisely. As no technique has the ability to fully characterize the layers with respect to e.g. layer thickness and composition, surface and interface roughness, crystallinity, contaminants and presence of an interfacial layer, a combined eort with complementary analysis techniques is required. This paper discusses the results of such a n eort as applied to the characterization of high-k layer stacks based on Zr, Al and ZrAl-mixed oxides. The physical analysis is done by ellipsometry, X-ray photo-electron spectroscopy (XPS), X-ray uorescence (XRF) and reectivity (XRR), inductively coupled plasma optical emission spectroscopy (ICP-OES), FT-IR, time-ofight SIMS (TOF-SIMS), Rutherford backscattering (RBS) and Elastic recoil detection, low energy ion scattering (LEIS) and transmission electron microscopy (TEM). Procedures have been developed to rapidly screen growth behavior, silicide formation, phase separation, crystallization behavior, ... Rapid thermal processing (RTP) is an emerging technology in integrated circuit fabrication, and could be an alternative t o b a t c h furnace processing as future wafer production moves to 300mm diameter size. RTP requires shorter process time and can achieve better lm uniformity than the batch process. We h a ve recently developed single-wafer furnace RTP modules for both thermal oxidation and low pressure chemical vapor deposition (LPCVD) of silicon nitride. Uniform oxide lms of sub-20 c a n b e g r o wn by thermal oxidation and NO nitridation. The RTCVD system also provides consistent lm deposition performance for silicon nitride thin lms in terms of thickness and uniformity. This paper further extends the application of the hot-wall single-wafer RTCVD system to gate dielectric applicatons. The system provides silicon nitride lms of equivalent o xide thickness below 2 0 . The lm deposition processes, the post-deposition anneal processes, and the electrical characterization of the gate dielectrics will be discussed. This work aims to develop a non-contact corona oxide-silicon (COS) measurement strategy for the monitoring of sub 20 A o xynitride gate dielectrics. The oxynitride used in this study is composed of two batches of In-Situ Steam Generated oxide (ISSG) oxide (20/16 A) which are exposed to Remote Plasma Nitridation (RPN) for various time durations. First, the nitrogen concentration and prole of the samples are established by SIMS and nuclear reaction analysis. Then, the COS measurement using Quantox was carried out on companion wafers, extracting the following ve electrical parameters: interface trap density (D ), atband voltage (Vfb), total charge, eective c harge and equivalent o xide thickness (EOT). Both the pre-anneal D and total charge are promising parameters because of their strong correlation with the nitrogen content. However, the Vfb, eective c harge, and EOT measurements appear to be aected by the ambient e n vironment or the leakage characteristics of the oxynitride. In addition, the integrity o f t h e o xynitride is veried by measuring the COS tunneling voltage, leakage current and oxide resistivity. A comparison of the C-V/COS measurements of EOT, Vfb and current density is included; however, no simple linear relationship exists between these parameters.
DEGRADATION AND SILC EFFECTS OF RPECVD SUB-2.0NM OXIDE/NITRIDE (O/N) AND OXYNITRIDE DIELECTRICS UNDER CONSTANT CURRENT STRESS (CCS
has been used to investigate crystallization behavior of metal silicates and alloys. A model describing the crystallization behavior of La and Zr-containing silicates based on sub-liquidus immiscibility w i l l b e presented. This model will be used in conjunction with a phase diagram survey of metal oxide-SiO systems to categorize potential gate dielectrics for crystallization behavior. Electrical and structural characterizations have been used to optimize a dielectric and a process able to withstand temperature excursions in excess of 1000 C. In general, appropriate combinations of temperature and oxygen partial pressure can be found which minimize unwanted interface reactions, and low permittivity i n terface layer formation during high temperature exposure. Models for reactions between these materials will be presented in the context of oxygen rich a n d o xygen poor atmospheres. Specically, a new model will be presented which attempts to describe the decomposition of oxides in contact with silicon. Finally, data will be shown comparing materials prepared with and without deposited Ta metal gates. These results demonstrate the sensitivity of ultra-thin capacitive l a yers to atmospheric exposure.
THERMODYNAMIC STABILITY OF HIGH-k DIELECTRIC METAL OXIDES ZrO AND HfO IN CONTACT WITH Si AND SiO . Maciej Gutowskia, John E. Jaea, Pacic Northwest National Laboratory; Chun-Li Liu, Matt Stoker, Rama I. Hegde, Raghaw S . Rai, and Philip J. Tobin, Motorola Inc. We present theoretical and experimental results regarding the thermodynamic stability of the high-k dielectrics MO (M = Zr and Hf) in contact with Si and SiO . The HfO /Si interface is found to be stable with respect to formation of silicides whereas the ZrO /Si interface is not. The MO /SiO interface is marginally unstable with respect to formation of silicates. Cross-sectional transmission electron micrographs expose formation of nodules, identied as silicides, across the polysilicon/ZrO /Si interfaces but not for the interfaces with HfO . For both ZrO and HfO , the X-ray photoemission spectra illustrate formation of silicate-like compounds in the MO /SiO interface.
EFFECT OF TECHNOLOGY SCALING ON MOS TRANSISTORS WITH HIGH-k GATE DIELECTRICS. Nihar R. Mohapatra, M a d h a v P. Desai, V. Ramgopal Rao, Indian Institute of Technology Bombay, Department of Electrical Engineering, Mumbai, INDIA. High-K materials like (K 10), / (K 25) and (K 60) have received much attention recently as alternative g a t e dielectrics for CMOS applications. A few papers have been published recently on the eect of fringing capacitances in these high-K gate dielectric MOS transistors due to their higher physical dielectric thickness. However, no work has been done to study the eect of technology scaling parameters on the fringing eld eects. In this work, we h a ve studied the eect of gate overlap length, spacer dielectric material and other technology parameters on the device and circuit performance of aggressively scaled CMOS transistors with high-K gate dielectrics by extensive t wo dimensional device simulations. In high-K gate dielectric transistors, the ratio of physical thickness to channel length increases as the gate dielectric constant i s increased. Thus the 2-D eects become dominant leading to poor short channel performance. For greater than , w e observe a substantial coupling between source and drain regions through the gate dielectric rather than through silicon. Our results show that for an increase in from 3.9 to 60, / ratio decreases by a factor of 9 for =0.5V and by a factor of 17 for =1V. Also, DIBL increases by a factor 2.5 when is increased from 3.9 to 60. In future aggressively scaled MOS technologies the cont r o l o f o verlap region is going to be a major challenge. Since much of the coupling between source-drain occurs through the gate dielectric, it is observed that overlap length is an important parameter for optimizing DC performance in short channel MOS transistors. We p r o vide extensive 2-D device simulation results to prove t h i s p o i n t. We h a ve a l s o studied the eect of spacer dielectric material and channel length on the performance of high-K gate dielectric MOS transistors.
Si(100) SURFACE CLEANING USING Sr AND SrO. Yi Wei, Xiaoming Hu, D.C. Jordan, Brad Craigo, Ravi Droopad, Jimmy Z . Yu, Alex Demkov, John L. Edwards Jr., W.J. Ooms, Physical Science Research Laboratory, Motorola Labs, Motorola Inc., Tempe, AZ. A method for removing SiO and producing an ordered Si(100) surface using Sr or SrO has been developed. In this technique, a few monolayers of Sr or SrO are deposited onto the as received Si(100) wafer in a ultrahigh vacuum (UHV) molecular beam epitaxy (MBE) system. The substrate is then heated to 800 C for about 5 minutes, the SiO is removed to leave behind a Sr or SrO terminated ordered Si(100) surface with a mostly (2X1) reconstruction. This Sr or SrO terminated Si(100) surface is well suited for the growth of crystalline high k dielectric SrTiO [1] . To understand the mechanism of removing SiO from Si(100) using Sr or SrO, we h a ve run temperature programmed desorption (TPD) measurements on SrO covered Si(100) substrates. The species we observed coming o the surface during the temperature cycle was mainly SiO and O, no signicant a m o u n t o f S r containing species was observed. We conclude that the SiO removal is due to the catalyst reaction SiO + Sr (or SrO) SiO (g) + O+ + e-+ Sr (or SrO). The reaction SiO + Si 2SiO (g) at the SiO /Si interface is limited and the pit formation is suppressed. The main roles that Sr or SrO play d u r i n g t h e o xide removal process are catalysts promoting SiO formation and passivating the newly exposed Si surface, preventing further etching and the formation of pits in the substrate. We h a ve shown the Sr or SrO coverage is important t o achieve a smooth, pit-free Si (100) The Sr/Si templates for SrTiO growth prepared by Sr and SrO de-oxidation processes of silicon with native o xides have been studied by LEED and XPS. The Sr or SrO de-oxidation processes involve rst depositing a small amount (2-3ML) of Sr or SrO on silicon, and then anneal the sample at elevated temperatures in the range of 700-800 C. Dierent surface phases depending on the recipes, namely (3x2), (2x1) and (5x1) have been identied by LEED and found to be related to the Sr coverage by XPS. Shifts in binding energies of the Sr 3d5/2 photoemission peak have been observed by comparing XPS spectra from the Sr/SrO de-oxidation with those from 2ML and 6ML SrO deposited on Si. A shift of about -0.9eV in binding energy (compared to metallic Sr at 134.3eV) for the 2ML SrO/Si sample indicates a reduction of surface work function possibly due to surface polarization of the SrO layer. This implies that the SrO de-oxidation mechanism is likely through the surface work function reduction promoted SiO de-composition process as opposed to the normal SiO thermal de-oxidation which required higher temperature and/or longer time. The 6ML SrO/Si sample showed a binding energy shift of about -0.4eV less than that of the 2ML SrO/Si leading to the conclusion that there exists an optimum SrO thickness (a few ML) which gives the maximum surface work function change. Negative binding energy shifts for Si 2p have also been observed in the XPS indicating actually larger surface work function reductions, however, due to the complexity of surface charging eects, absolute working function reductions for each sample can not be determined during these experiments. ZrO is a promising material for high-k gate dielectrics for sub-100nm CMOS LSIs. However, zirconium silicide (ZrSi ) formation has been widely reported in the poly-Si/ZrO /SiO /Si system, even in the case of 850 C annealing. In order to avoid this problem, we h a ve prepared ultra-thin ZrON/ZrSiON stacked gate insulator by l o w temperature oxidation of ZrN and successfully demonstrated that the poly-Si/ZrON/ZrSiON/Si stack has superior thermal stability e v en in the case of 1000 C annealing [1] . In this study, the mechanism of the suppression of the ZrSi formation in the poly-Si/ZrON/ZrSiON/Si structure is discussed in detail. First, we speculated that the nitrogen atom incorporated in ZrON was outdiused during the annealing to form interfacial SiN at poly-Si/ZrON interface, stabilizing the interface. In order to check this model, we performed high temperature annealing before the poly-Si deposition and removed nitrogen from ZrON lm. The absence of the silicide formation in this experiment revealed that the SiN formation at the poly-Si/ZrON interface due to the nitrogen in ZrON is not responsible for the suppression of the ZrSi formation. On the other hand, it was predicted that the gaseous Si-O formation and diusion at the ZrO /SiO /Si stack w as essential for the silicide reaction [2] . In order to conrm this model, we h a ve investigated the thermal stability of poly-Si/ZrO /Si stack b y inserting SiO or Si N into ZrO /Si interface. It was clearly observed that the ZrSi formation was substantially restrained by inserting Si N instead of SiO . This result means that the formation and diusion of gaseous Si-O at the stack is the dominant process promoting the reaction. Based on these experimental results, we t h i n k the thermal stability of the poly-Si/ZrON/ZrSiON/Si stack i s m a i n l y due to the nitrogen incorporation into the ZrSiON interfacial layer, in which Si-O creation as well as its diusion is eectively suppressed.
MECHANISM OF THE SUPPRESSION OF
[ We use electron energy-loss spectroscopy (EELS) in scanning transmission electron microscopy with a sub-0.2 nm probe and atomic resolution transmission electron microscopy t o i n vestigate the structure and stability of Y O grown by remote plasma chemical vapor deposition (CVD) and of ZrO layers grown by reactive evaporation in a molecular epitaxy system (MBE). We i n vestigated CVD Y O lms as a function of lm thickness and pre-treatment o f the silicon surfaces after post-deposition anneals. We s h o w that thin lms on clean silicon form a silicate lm with a thin interfacial oxide, whereas a nitrogen plasma pre-treated Si surfaces reduces the amount of silicon away from the interface and Y O is found as the top-most layer in a lm of the same thickness (7 nm). We also show t h a t t h e amount of silicon in the lms determines the crystallization behavior in post-deposition anneals at 900 C and the formation of a thin interfacial oxide is dicult to avoid under atmospheric, non-capped annealing conditions. MBE-ZrO /Si structures were investigated before and after rapid thermal annealing (RTA) treatments at 1000 C under dierent o xygen partial pressures. We identied a critical partial pressure of approximately 10 torr that can preserve a thin (1 nm) interfacial silicon oxide layer for high equivalent o xide thicknesses. At higher oxygen partial pressures (about 10 torr) the interfacial oxide thickness increases through oxygen diusion through the ZrO layer and silicon consumption at the interface. At l o wer oxygen partial pressures (about 10 torr), silicide formation at the interface is observed. ZrO lms annealed at the optimal partial pressure for a thin interfacial oxide were found to crystallize and contain no silicon, whereas silicon diusion and partial amorphization takes place at higher partial pressures. The results show the relationship between crystallization and silicon diusion as a function of annealing atmosphere, and also show t h a t o xide crystallization is important in determining the overall phase formation behavior. We will also discuss the application of EELS ne-structure analysis to provide an additional measure of interface composition in these very thin layers. One of the promising application of nanocrystalline Si materials is the nonvolatile memory using Si nanoparticles grown on dielectrics as a oating gate. The characterization of the size and density, t wo crucial parameters aecting the device performance, of the nanocrystals presents great challenges even to the powerful structural characterization techniques such as atomic force microscopy (AFM) and transmission electron microscopy (TEM). Since the electron and phonon structures strongly depend on the size of nanocrystal Si, optical spectroscopy can be used as nondestructive c haracterization and metrology tools. In an eort to correlate the optical properties with the nanocrystal structure and density, w e h a ve performed UV-Raman spectroscopy and spectroscopic ellipsometry in conjunction with AFM and TEM on thin layers of Si nanocrystals of dierent size and densities on dielectrics. The extremely small optical penetration depth strongly suppresses the UV-Raman signals from the Si substrate and thus allows characterization of the thin nanocrystal Si layer by correlating the phonon frequency shift to the particle size. Ellipsometry spectra have been found to be sensitive to both the size and the density of Si particles. The energy gap obtained from ellipsometry seems to increase with decreasing Si particle size, possibly due to quantum connement eect. Although Ta O h a s b e e n i n vestigated in terms of MOS gate dielectric applications, it is dicult to obtain an equivalent o xide thickness of less than 2 nm with acceptable leakage current. Since an approximately 1 nm-thick i n terfacial SiO oxide layer is necessary to minimize interface state density and the intermixing of silicon and Ta O , the dielectric constant o f T a O is not sucient to obtain an equivalent dielectric thickness of less than 2 nm. Recently, w e h a ve reported an excellent electrical characteristics of TaO N prepared by nitridation and wet reoxidation of Ta O [1] . In this presentation, we report on high-k gate dielectrics prepared by l o w temperature wet oxidation of TaN layers. TaN layer was directly deposited on bare silicon using RF magnetron sputtering. Wet oxidation of TaN was performed at 400 C. After the deposition of a 150nm-thick l a yer of Pt, MOS devices with a gate area of 9 10 cm were dened. Compared with TaO N prepared by NH nitridation of Ta O , TaO N prepared by w et oxidation of TaN shows excellent electrical characteristics such a s e q u i v alent o xide thickness as thin as 13 , leakage current density of less than 100 A/cm at V ?1.5V, and acceptable interface state density which w as conrmed by C-V and conductance method. The improvements of electrical characteristics can be explained by the reduction of interfacial oxide layer due to the direct deposition of metal nitride. As MOS transistor size decreases and higher speeds are required, the gate oxide must be aggressively decreased down to 1.5nm for a 0.1 m channel length transistor. However, as the thickness of SiO decreases, the leakage current across the dielectric increases enormously through direct tunneling. At present, in order to reduce the leakage current, high-k materials, including ZrO and HfO have been widely investigated because they oer the opportunity to scale device dimensions further, while retaining sucient p h ysical thickness of the dielectric to avoid direct tunneling. Among many possible deposition techniques, ALD (Atomic Layer Deposition) is drawing a lot of attention because it can produce high quality lms with precise thickness control and near-perfect conformality o wing to its adsorption-controlled deposition mechanism. For these experiment, we used a cold wall ALD system with ZrCl /H O and HfCl /H O precursors for each processes. The deposition was carried out at 250 -300 C on a thermally-grown thin SiO underlayer. Platinum gate electrodes were deposited through a shadow mask by e-beam evaporation for electrical characterization of the gate stacks. In this presentation, we will compare the electrical and microstructural properties of ALD-grown ZrO and HfO , using C-V, I-V, and HR-TEM. The microstructure and leakage current properties of ZrO and HfO will be compared before and after thermal annealing. In addition, electrical and material properties as a function of thickness will be discussed. As a possible candidate for high-k gate dielectric applications, data on ZrO -HfO nanolaminate structures will be also presented. As the search for an alternative gate dielectric for the currently used SiO continues, numerous high-k materials have b e e n i n vestigated as possible candidates. Among them, zirconium dioxide, hafnium dioxide and barium strontium titanate have shown great promise. In a comparative study, nanometer thick samples were grown by b o t h conventional pulsed laser deposition (PLD) and by an ultravioletassisted pulsed laser deposition (UVPLD) technique. In the UVPLD technique, low pressure Hg lamps were added to the PLD chamber. With the addition of the 185 nm UV radiation sources, molecular oxygen is broken down into highly reactive ozone and atomic oxygen which can incorporate more readily into the growing lms. The eects of this enhanced oxygenation process resulted in higher crystalline quality, more stoichiometric lms due to lower oxygen vacancies. A variety o f c haracterization techniques were used to investigate the eects of the ultraviolet radiation. The structural properties were analyzed by transmission electron microscopy, x-ray diraction, and x-ray reectivity. Chemical analysis was performed via x-ray photoelectron spectroscopy and Fourier transform infrared spectroscopy. Finally, electrical characterization in the form of capacitance-voltage and current-voltage measurements was performed. In each of the cases, samples grown with and without UV illumination were compared and the oxygen content w as analyzed. The main benet of this UV-assisted process is the ability to grow higher quality lms, or otherwise equivalent lms but at lower processing temperatures.
PROPERTIES OF HAFNIUM OXIDE UPON DEPOSITION METHOD. Suheun Nam, S e o k W oo Nam, Jung Ho Yoo, Dae Hong Ko, Dept of Ceramic Engineering, Yonsei Univ., Seoul, KOREA; Ja Hum Ku, Siyoung Choi, Samsung Electronics Co., Ltd., KOREA. The SiO dielectrics have been a subject of intensive studies for several decades. According to the past trends in mass production, however, reliability problems were considered to limit the physical thickness of gate SiO . Therefore, extensive research is underway t o meet the challenge of moving beyond the SiO era, that is, to replace the conventional SiO with high-k gate dielectrics. The advantages of HfO over SiO is greater density which m a k es it more eective barrier to a migrating impurities -its high dielectric constant, and high band gap of 5.65eV with favorable band alignment with silicon. We studied and the optimized the characteristics of hafnium oxides deposited by dierent kinds of methods. Generally, reactive sputtering method is used to deposit the oxide thin lms. However, there exists substantial interlayer between oxide and silicon, causing serious degradation to fully achieve the potential of high permittivity. I n order to testify these problems, we examined the lms using simple reactive sputtering and compared the results with the other lms deposited by the modied sputtering method. During hafnium sputtering, O ow w as modulated to control the interface quality and to suppress the additional growth of the interfacial layer. If hafnium metal is covered before going through the reactive sputtering step, it acts as an oxygen barrier; thus interlayer, which is thought t o be SiO , reduced down to 5 . Electrical properties of hafnium oxides were evaluated using capacitance-voltage (C-V) and current voltage (I-V) measurements. It shows well-behaved C-V characteristics, indicating low l e v el of interfacial trap charge. The equivalent o xide thickness was calculated to be 10 using modied reactive sputtering method. Besides, leakage current l e v el was quite low comparing to SiO with same physical thickness, accounting for the superiorities of hafnium oxide as a gate dielectric.
IS IT A RIGHT ASSUMPTION THAT B AND Ge ARE DISTRIBUTED RANDOMLY AFTER GROWING A STRAINED HBT-STRUCTURE? V.I. Kol'dyaev, PDF/Solutions Inc., FEOL Dept, San Jose, CA. A comprehensive review of the main experimental features of the B and Ge segregation onto Si substrate during growing a fully strained SiGe layers is carried out. The main feature of the segregation process is that surface B and Ge clustering is observed. The simplest clusters are a couple of B or a couple of Ge atoms on the surface, but a longer 1D chains or 2D areas are also seen with some sort of symmetry. T h i s can be explained since the surface diusion of B and Ge is enough for collision of atoms and clustering during a layer growth. The (2*1) reconstruction regions and quasi-reconstructed surface point defects like a divacancy are precursors for such a clusterization on the H passivated surface. These observations are strongly against the assumption that B and Ge are randomly incorporated into a strained layer rather suggesting a strong correlation of B and Ge distribution. Another observation is that surface Ge atoms are considered to be responsible for the surface B segregation process. Silicon nitride is being considered as a promising candidate to replace thermal gate oxide dielectric, as the latter is reaching its scaling limit due to excessive increases in the gate tunneling leakage current. A novel technique called, the Hot Wire Chemical Vapor Deposition (HWCVD), had shown promise to synthesize gate quality silicon nitride lms at 250 C while maintaining their primary advantage of higher dielectric constant. The deposition was carried out for one minute. However it was found that the xed charges and the interface states were of the order of 5 e12. To improve the gate quality o f t h e device due to the increase in xed charges and interface states, hydrogen etching is carried out. This etching is carried out for 1 min at a hydrogen ow rate of 5 sccm with 250 C as substrate temperature. Our exhaustive c haracterization shows the reduction in xed charges and the interface states to about 1e12. This could be d u e t o u n bonded silicon atoms getting passivated by h ydrogen atoms. Recently, atomic layer deposition (ALD) attracts much i n terest in silicon integrated circuit processing owing to its accurate thickness control, conformal coverage, high lm quality, and lower processing temperature. Silicon nitride lms have been widely used as the interlayer dielectrics (ILD), and are deposited by c o n ventional low-pressure chemical vapor deposition (LPCVD) in the front-end processing or by plasma-enhanced chemical vapor deposition (PECVD) in back-end processing. However, high process temperature of LPCVD and poor lm quality of PECVD are being expected to limit the performance and the reliability of the state-of-art IC in the near future. In the present paper, silicon nitride lms were deposited by ALD, and eects of process parameters on the lm properties were examined. Silicon tetrachloride (SiCl ) and dichrolosilane (DCS) were compared as the silicon source gas. Ammonia (NH ) was used as the nitrogen source gas, and nitrogen was used as the purging gas between the pulse of SiCl and NH . Using silicon tetrachloride as the precursor, silicon nitride thin lms were deposited controlling process parameters, such a s c hamber pressure, temperature, the time and number of the precursor pulses, and the properties of deposited lms were characterized by v arious techniques. Based upon the leakage current data, we optimized the ALD process parameters for the silicon nitride deposition.
ARGON ANNEALING-BASED IMPROVEMENTS OF THE PROPERTIES OF ULTRATHIN OXYNITRIDES POST-NITRIDES WITH NH . Anindya Dasgupta, Christos G. Takoudis, University o f Illinois at Chicago, Department of Chemical Engineering, Chicago, IL. Thermally grown Si N lms in NH are known to have a h i g h e r dielectric constant and a higher N concentration than silicon oxides/oxynitrides, but they incorporate hydrogen atoms that induce hot electron carriers during subsequent high temperature processing. Further, silicon nitride is dicult to grow o ver 6 nm thick, due to self-limiting growth. One alternative is SiO and SiN O lms post-nitrided with NH . In this work, we study the improvement of the properties of Ar annealed nitrided oxynitrides as a function of annealing temperature and duration. Secondary ion mass spectroscopy (SIMS) study of the nitrogen prole suggests that there is increased nitrogen removal with increasing annealing time and temperature. Electrical characterizations have been performed to nd out the total charge density (q/cm ) and interface trap density (/eV-cm ) at dierent processing conditions before and after the annealing step. A post annealing step is found to remove u n wanted hydrogen atoms and improve electrical properties but at the expense of nitrogen removal. An optimization of the annealing step is, therefore, essential in designing nano-dielectrics with desired nitrogen amount and concentration proles and in understanding related process-structure-function relationships. (100) oriented p-type silicon (Si) samples employing an aluminum -diketonate metal organic precursor (aluminum(III) 2,4-pentanedionate) and water (H O) as the aluminum and oxygen sources, respectively. A design-of-experiment (DOE) approach w as employed for process optimization. The chemical, microstructural, electrical, and thermal stability properties of the resulting Al O lms grown over a temperature range of 250-450 C via this route were studied by x-ray photoelectron spectroscopy (XPS), X-ray diraction (XRD) measurements, Rutherford back-scattering spectrometry (RBS), nuclear reaction analysis (NRA) for hydrogen proling, scanning electron microscopy (SEM), transmission electron microscopy (TEM), atomic force microscopy (AFM), capacitancevoltage (C-V) and current-voltage (I-V) measurements. An optimized processing window w as dened for the growth of dense, amorphous ultrathin Al O lms with carbon incorporation as low as 1 atomic % and hydrogen incorporation as low as 3 atomic %. The corresponding lms possess typical dielectric constant v alues of 7-10. Post-deposition annealing studies indicate that the lms chemical and structural properties are stable to temperature of at least 600 C. Thickness control was demonstrated for lms as thin as 1.5 nm. Various post-deposition annealing methods were employed in order to improve the electrical properties of ultra-thin lms. The resulting dielectric constant w as as high as 10 and the leakage current behavior was comparable to that of silicon dioxide lms of equivalent electrical thickness.
TUNING THE MATERIAL AND ELECTRICAL CHARAC-TERISTICS OF ZrO FILM OBTAINED BY PLASMA ENHANCED CHEMICAL VAPOR DEPOSITION. Byeong-Ok Cho, Jianjun Wang, and Jane P. Chang, University of California at Los Angeles, Dept of Chemical Engineering, Los Angeles, CA. ZrO was investigated as a dielectric to replace SiO for dynamic random memory (DRAM) capacitor. ZrO lms were deposited on p-Si (100) wafers by ECR-PECVD using zirconium tetra-tert-butoxide ( Z r ( O C H ) ) a s a n organometallic precursor, Ar to carry the precursor vapor, and O as oxidant. We used optical emission spectroscopy (OES), Langmuir probe, and quadrupole mass spectrometry (QMS) to characterize the gas phase. Using QMS, we identied all oxidation states of Zr and found that the compositional abundance shifted from Zr metal and monoxide to Zr dioxide and trioxide with the increase in O /Ar ow rate ratio (O /Ar). Atomic force microscopy results showed that the ZrO surface was very smooth with rms=1.4 as long as O /Ar was set to over one. X-ray diraction showed that the lms were amorphous. X-ray photoelectron spectroscopy (XPS) and secondary ion mass spectrometry indicated that stoichiometric ZrO lm was obtained with various amount o f carbon incorporation depending on the electron temperature and the O /Ar. We obtained a linear dependence of the carbon content determined by XPS upon the OES intensity ratio of molecular carbon and atomic oxygen. High resolution transmission electron microscopy was used to observe the interfacial layer formation between the deposited ZrO and the substrate Si. Fourier transform infrared spectroscopy indicated that the layer was SiO . The electrical properties of the as-deposited ZrO were assessed by forming Al/ZrO /Si capacitor structures. We obtained the maximum dielectric constant of 16 at O /Ar=1. C-V curves shifted to higher bias voltage with increasing O /Ar, which indicated more negative x e d c harges were introduced into the lm as we add more O in the gas phase. We observed that the leakage current density decreased drastically with increasing O /Ar. ZrO lm at O /Ar=4 showed 3.3x10 A/cm at equivalent o xide thickness of 25 .
ZrO GATE DIELECTRICS PREPARED BY ATOMIC LAYER DEPOSITION. Juwhan Park, Bongsik Choi, Nohhon Park and Jiyoung Kim, Dept. of Materials Engineering, Kookmin University, Seoul, KOREA. According to 1999 ITRS roadmap, ultra thin gate oxide with EOT of less than 12 A are needed for beyond 0.1mm CMOS technology. Unfortunately, SiO as a gate dielectric has been facing the scaling limitation due to its direct tunneling currents and reliability problems. Therefore, alternative gate dielectric materials have b e e n extensively investigated such as TiO , Ta O and ZrO because of their high dielectric constants. While TiO and Ta O h a ve l o w barrier heights and they thermodynamically unstable directly on Si during dopant activation annealing, ZrO exhibits good thermal stability and high dielectric constant (about 20). In this study, atomic layer deposition (ALD) was used for ZrO thin lm depositions because its excellent thickness controllability and uniformity due to self limiting process. At the same time, this method may a void formation of undesirable interface layer during process due to its low process temperature and lack o f a n y energetic atom (or ion) bombardment. Zirconium t-butoxide and water were used as Zr and oxygen sources, respectively. In addition, combinations of NH and water and NH and O were also evaluated as a oxidizing source. The ZrO lms deposited on p-type (100) silicon were annealed in various ambient, top electrodes were depositied using DC sputtering and a pattened device size is 2 x10 cm and then the microstructures of ZrO and interface were investigated by ellipsometry, XRD, AFM, TEM, RBS. Also, the electrical properties were assessed by C -V a n d I-V measurements of Metal-Oxide-Semiconductor (MOS) capacitor structure of Pt/ZrO /(100) silicon. The thermal stability of NiSi lms formed on 20 keV BF -implanted (100) Si has been investigated. Phosphorous-doped (100) Si wafers with a resistivity of 1-10 cm were used in this study. 2 0 k eV BF implantation was performed at implant doses of 5 10 /cm and 5 10 /cm . Some of the wafers implanted at a dose of 5 10 /cm underwent rapid thermal annealing (RTA) at 850 C for 60 s in order to regrow the surface amorphous layer ( 40nm thick) and activate the dopants. 30nm thick N i l m s w ere deposited on all samples, including control samples (Si wafers without implant), by sputter deposition after standard RCA cleaning and dilute HF dipping. The samples were then subjected to 60s RTA at 500-750 C for silicidation. X-ray diraction (XRD), scanning electron microscopy (SEM), transmission electron microscopy (TEM) and secondary ion mass spectroscopy (SIMS) were employed in the analysis of the silicide lms. Signicant enhancement of NiSi thermal stability b y the presence of uorine in NiSi has been observed. The disilicide nucleation temperature increases to 750 C when NiSi forms on (100) Si implanted with 20 KeV BF at an implant dose of 5 10 /cm . The NiSi lms formed on BF implanted Si also exhibit much improved morphological stability. The observed enhancement of NiSi thermal stability i s attributed to the retardation of grain growth, possibly due to uorine decoration of NiSi grain boundaries and NiSi/Si interface. The retardation in the grain growth improves the morphological stability of NiSi lms and the improvement in the morphological stability, i n turn, suppresses the formation of NiSi by reducing the number of the favoured sites for NiSi nucleation. 
Vladimir K. Egorov, Evgeniy V. Egorov, IPMT RAS, Chernogolovka, Moscow Dist., RUSSIA. Planar X-ray w aveguide-resonator (PXWR) functioned on total X-ray reection phenomenon is formed by t wo plane parallel polished dielectric reectors are positioned at several tens nanometers. PXWR is characterized by a high degree of an X-ray beam compression ( 1000 10000) and by l o w l e v el of its intensity attenuation. The waveguide-resonator captures an X-ray radiation in the angle spread area 1 2 , where is the total reection critical angle. Classical PXWR design assume the identify of inlet and outlet waveguide angle apertures and an emergent beam is submitted to limitation 1 2 . Composite planar X-ray w aveguide-resonator (CPXWR) with length L contained two m utual aligned waveguides separated by distance 1 allows to decrease divergence of its emergent beam. The angle area contraction of CPXWR emergent beam without falling of its total intensity is connected with abrupt decreasing of capture angle for second PXWR inlet of the composite waveguide. There are discussed examples of CPXWR practical applications for diractometry of polycrystal and epitaxial lm structures on Si substrates, TXRF spectrometry and X-ray reectometry of the thin lm materials. Polysilicon lm anneal is performed prior to polysilicon gate etch i n certain process ows to activate part of the implanted dopants inside the polysilicon gate electrode. This step forms the rst part of a two-step annealing/activation process for the polysilicon gate electrode. The second part of this two-step annealing process is performed during the source and drain junctions anneal. The reason for having a two-step polysilicon gate electrode annealing process is such that the thermal budget required to activate the source and drain junctions can be kept relatively low without aecting the resistivity of the gate electrode. Thermal budget for source and drain junctions anneal/activation is kept low to obtain shallow junction devices. Device or transistor wafers are fabricated using the 0.15 m technology process ow. Transistors in the test structures are n-channel devices with gate oxide thickness of 20 A. The dimension of the gate oxide is 0.15 m x 10 m. The thickness of polysilicon lm is 2000 A and the implanted phosphorus dose is 5.5x1015 cm . A n experimental split is performed at the polysilicon lm anneal step. One set of wafers undergoes this step while another set skip it. Polysilicon lm anneal is carried out in N2 ambient a t 8 0 0 C f o r a 1 5 minutes time duration. Our study shows that this two-step polysilicon gate electrode annealing process does have some eect on gate oxide charging damage. Gate oxide charging damage is increased with the inclusion of the polysilicon lm anneal step prior to gate patterning.
EFFECT OF POLYSILICON ANNEAL ON GATE OXIDE
ELECTRICAL CHARACTERISTICS OF SILICON IMPLANTED NANOCRYSTAL MEMORY IN SILICON NIITRIDE-SILICON DIOXIDE STRUCTURES. T.S. Kalkur, Department of Electrical and
Computer Engineering, University of Colorado, Colorado Springs, CO; Nathaniel M. Peachey, A tmel Corporation, Colorado Springs, CO. Recently, metal-oxide-semiconductor structure eld eect transistors based on silicon implanted nano-crystals are attracting the attention of many i n vestigators for the fabrication of non-volatile memories. In this paper we are presenting the results of non-volatile memory characteristics of heavy dose silicon implanted (1e16 per cm ) silicon nitride-silicon dioxide structures. Polysilicon-oxide-nitride-oxide-silicon structures were fabricated with silicon implanted nano-crystals have been fabricated and were characterized by capacitance-voltage and current-voltage measurements. These structures show h ysteresis in their capacitance vs voltage characteristics which might be due to charge trapping at the silicon nano crystal-silicon dioxide interface. alternative to SiO . It has been shown that JVD silicon nitride has excellent hot-carrier capabilities. In this paper, we report the degradation due to current limited constant v oltage stressing in JVD Metal-Nitride-Semiconductor FETs (MNSFETs). The devices used in this study are n-channel MNSFETs with an Equivalent O x i d e Thickness (EOT) of 3.1nm. The devices were fabricated in UCLA with the JVD deposition done at Yale University. Border traps or slow traps seem to play an important role in silicon nitride MNSFETs. We have developed a simple but accurate method of characterizing border traps using hysteresis in drain current of MNSFETs. This method can be used to characterize border traps in smaller channel length devices also. We will compare these results with those obtained by v ariable frequency charge pumping method. In addition to the border traps, the eect of stressing on V , g and N are also reported. In ultra-thin MNSFETs, the eect of Stress Induced Leakage Currents (SILC) and Soft-Breakdown (SBD) also become very important. SILC causes increase in leakage currents at low elds and is especially important for JVD MNSFETs in memory applications. We h a ve observed that the JVD MNSFETs show v ery little increase in SILC after stressing. Next we look at Soft Breakdown characteristics of JVD MNSFETs. Noise in the gate current(observed in the Ig-Vg characteristics) is the most widely used method to characterize SBD. In addition to this, we h a ve also used gate current transients before and after stress at suciently low v oltages to detect SBD. We h a ve observed Random-Telegraph-Noise (RTN) like b e h a viour after soft-breakdown. In ultra-thin SiO MOSFETs, it is observed that although soft-breakdown increases the noise in current s , i t d o e s n o t eect the device performance. We h a ve also observed that there is hardly any aect of SBD on the device performance in JVD MNSFETs. . In this work, we h a ve systematically evaluated using 2-D simulations the eective dielectric thickness for dierent to achieve the targeted threshold voltage ( ), drain-induced barrier lowering (DIBL) and / ratio for dierent t e c hnology generations down to 50 nm, following the SIA roadmap specications. Our results clearly show that the oxide thickness scaling for and follow dierent trends and the fringing eld eects must be taken into account for estimation of eective o xide thickness when is replaced by a dielectric. For example, with a (eective) of 1.5 nm for the 70 nm technology node, reduces by about 5%, DIBL increases by 28%, and / decreases by alomost a factor of 2 if is replaced by a dielectric of dielectric constant 30. This degradation becomes even more signicant for sub 50 nm technologies. This paper summarises the oxide scaling trends for dielectrics with the help of systematic 2-D simulations for channel lengths down to 50 nm, and with gate dielectric constant varied over a wide range, keeping in mind the dielectrics currently being investigated by v arious research groups.
EFFECTIVE DIELECTRIC THICKNESS SCALING FOR
CHARACTERIZATION FOR HIGH-k AND POROUS LOW-k THIN FILMS BY GRAZING INCIDENCE X-RAY S C A TTERING.
K. Omote, A. Takase, and Y. Ito, X-Ray Research Laboratory, Rigaku Corporation, Tokyo, JAPAN. Atomic scale structure of thin high-k gate dielectrics is essential to the properties of lms. It is believed that amorphous structure is suited for the gate dielectrics. Although x-ray scattering technique is useful to characterize such a structure, it is hard to measure the diraction peaks of ultra-thin lm with thickness below 1 0 n m b y conventional -2 scan method. Grazing incidence in-plane diraction has high surface sensitivity and able to detect lm peaks even though the thickness is less than 1 nm. By using in-plane geometry, w e h a ve successfully obtained the ZrO diraction down to 1 nm lm thickness and detected the structural change by thermal annealing. In addition, we h a ve also analyzed lm stacked and interfacial structure of the ZrO lms in sub-nanometer scale by grazing incidence reectivity measurement (XRR). Combination of these two techniques, we c o u l d determine precise structure of ultra-thin high-k dielectric lms. We will also present the method for determining pore-size distribution in porous low-k dielectric lms by grazing incidence x-ray scattering. The technique has been used to analyze porous methyl silsesquioxane (MSQ) lms. The pore size distributions determined by the x-ray scattering technique agree with that of the commonly used gas adsorption technique. The x-ray technique has successfully determined small pores down to sub-nanometers in diameter, which i s w ell below the lowest limit of the gas adsorption technique.
KINETICS OF INTERFACIAL FORMATION DURING
POSTANNEALING OF PULSED LASER DEPOSITED HIGH-k DIELECTRICS ON SILICON. C. Essary, N. Bassim, V. Craciun, and R.K. Singh, Univ of Florida, Gainesville, FL. Current silicon transistor technologies are nearing the physical limits of miniaturization using SiO as the gate dielectric, therefore alternate higher-k dielectric materials are desired. Pulsed laser deposition (PLD) is an important tool for formation of thin lms of these potential alternate high-k dielectric layers on silicon wafers. However, during deposition and annealing of ZrO and Y O lms by PLD, an interfacial layer formation was noted. This layer has detrimental eects on the overall capacitance properties of the lm. This presentation explores the kinetics of the formation of this interfacial layer and ways to impede its formation. Samples of both ZrO and Y O lms were deposited using a pulsed-laser deposition technique and were post-annealed in various atmospheres, at dierent temperatures, and with increasing times. Using several characterization techniques, the thickness, uniformity, and bonding environment of the interfacial layer were determined. The results were used to model the kinetics of the formation of the interface. Further comparisons were made of samples deposited on top of a thin nitride layer formed by heating in a nitrogen environment to study the nitride eectiveness in slowing the interfacial layer growth.
REMOTE PLASMA-ENHANCED CHEMICAL VAPOR DEPOSITION OF SILICON NITRIDE AT A TMOSPHERIC PRESSURE. Greg Nowling, Steve Babayan, Vladan Jankovic, and Robert Hicks, University of California, Los Angeles, Dept of Chemical Engineering, Los Angeles, CA. Silicon nitride is widely used in silicon microelectronics for barrier layers, packaging, isolation, and novel dielectric structures. We h a ve deposited high-quality silicon nitride lms using a novel atmospheric-pressure plasma source. This source is operated without vacuum chambers and associated hardware, and represents a low-cost alternative to the equipment currently used for semiconductor processing. The atmospheric-pressure discharge was produced by owing nitrogen and helium through two perforated metal electrodes that were driven by 13.56 MHz radio frequency power. Deposition occurred by mixing the plasma euent with silane and directing the ow o n to a rotating silicon wafer heated to between 100 and 500 degree C. Film growth rates ranged from 90 10 to 1300 130 angstroms/min. Varying the nitrogen/silane feed ratio from 43,000 to 4,300 caused the lm stochiometry to shift from SiN to SiN . Minimum impurity concentrations of 0.04% carbon, 3.6% oxygen and 13.6% hydrogen were achieved at 500 degree C and an nitrogen/silane feed ratio of 17,000. The growth rate increased with increasing silane and nitrogen partial pressures, but was invariant with respect to substrate temperature and rotational speed. The deposition rate also decreased sharply with distance from the plasma. These results combined with emission spectra taken of the afterglow suggest that gas-phase reactions between nitrogen atoms and silane play a n important role in this process. At the meeting, we will further discuss the properties of the lms, and their potential application in Si devices. In this abstract we present the rst results of HfO lms formed by thermal and UV assisted, injection liquid source, chemical vapour deposition. Using a liquid injection system HfO lms have b e e n fabricated using a Hafnium tetra-t butoxide [Hf(C H O) ] precursor in a hexane solvent. HfO lms with thicknesses varying from 20-100 nm were formed over a range of temperatures (320-550 C) and deposition ambients (O , Ar, Ar+O , Ar+H ). HfO lms have also been formed ( 20 nm) using UV excimer lamp (222 nm) assisted, injection liquid source, CVD. For the initial studies relatively thick lms (20-100 nm) were deliberately chosen to minimise interface eect and allow analysis of the bulk lm composition. In both cases the substrates were Si(100), with approximately 1 nm chemical oxide present prior to deposition. Using the liquid injection system, the HfO growth rate was determined to be in the region of 0.1 nm per injection, demonstrating atomic layer control using this technique. The lms were analysed physically using XRD, FTIR, SIMS, SNMS and RBS, identifying the lms as HfO , with carbon present a t 1 -2 A t %. Both polycrystalline (T 365 C) and amorphous lms (T 320 C) were formed. The polycrystalline structure is identied as monoclinic. The deposition eciency (deposited lm thickness/precursor mass injected) is established to be a strong function of temperature, but essentially independent o f a m bient. Electrical characterisation was performed using either a mercury probe or aluminium dots evaporated through a shadow mask. High frequency CV analysis reveals dielectric constants in the range 16-20, with breakdown elds in excess of 5MV/cm. The eect of post deposition UV O annealing (350 C), and the eect of injection frequency, will also be presented.
ELECTROLUMINESCENCE PROPERTIES OF INDIUM-TIN-OXIDE/EMBEDDED Si NANOCRYSTALLITES IN SiO /P TYPE Si/METAL STRUCTURE PREPARED BY PULSED LASER DEPOSITION. Jong Hoon Kim, Kyung Ah Jeon, Jin Back Choi, Sang Yeol Lee, Department of Electrical and Electronic Engineering, Yonsei University, S e o u l , K OREA. Nanocrstalline Si (nc-Si) on p-type Si substrate and indium-tin-oxide (ITO) have been prepared by pulsed laser deposition technique using a N d : Y AG laser with the wavelength of 355 nm. Basal pressure was maintained at 1-10 Torr. Nanocrstalline Si thin lms are deposited in 1 Torr helium ambient. After deposition, nc-Si has been annealed in nitrogen gas. Strong violet-indigo luminescence from Si nanocrystallites has been observed at room temperature by photoluminescence (PL). Dependence of the electroluminescence (EL) properties on various deposition factors will be discussed using ITO/nc-Si/p-type Si/metal structure.
EVOLUTION OF SPUTTERED HfO THIN FILMS UPON ANNEALING. Seok Woo Nam, Jung Ho Yoo, Suheun Nam, Dae Hong Ko, Dept. of Ceramic Engineering, Yonsei Univ., Seoul, KOREA; Ja Hum Ku, Siyoung Choi, Samsung Electronics Co., Ltd., KOREA. We i n vestigated the evolution of the physical and electrical properties of HfO thin lms deposited by the reactive DC magnetron sputtering method on the (100) silicon substrate upon annealing. The HfO thin lms deposited at room temperature were amorphous, while the lms after annealing were poly crystalline. The crystallization temperature of the HfO thin lms was dependent on the annealing methods (RTP or Furnace) and ambient (nitrogen or oxygen). The microstructures of HfO thin gate oxides 15 thick w ere analyzed by H R TEM, XRD and AES. We also focused on the interfacial layer between HfO thin lms and silicon substrates. Due to its high oxygen diusivity, a n y annealing led to oxygen diusion rapidly through the HfO lms. The EOT decreased upon annealing due to the increased SiO -containing layer. The HfO thin lms deposited at room temperature have t h e undesirable interfacial states due to the surface damage by sputtering. We found that the HfO thin lms 15 thick w ere optimized by RTP or furnace annealing. (100) orientation-silicon substrate. Using a Pt/Al gate C-V system, the Vfb shift can be attributed to changes in the working function of gate metals and the electronic properties of oxide layer, as had previously been reported. In addition, this work indicates that the Vfb shift results from a reduction of interface state and oxide xed charge due to the dierent forming gas annealing temperatures. The obvious hysteresis shows that the existence of large amount of trapping or detrapping defects in the oxide layer. The interface state and oxide charge densities are calculated and related to the available bonds at the interfaces. The breakdown experiments conrm that the Vfb shift for the MOS samples is mainly due to a reduction of oxide xed charge in the oxide annealed in higher temperature, and to a lesser degree, to a reduction of interface charge. MAGNETIC FLUX. Sung-Gye P ark, Sang-Jin Park, Seung-Eui Nam, Hyung-Jun Kim, Department of Metallurgy and Material Science, Hong-Ik University, Seoul, KOREA. Recently, many studies in poly-Si TFT LCD and poly-Si solar cell have focused on the recrystallization at temperature without aecting the glass substrates. For the fabrication of low temperature poly-Si TFTs less than 450 , a new method is designed using alternating magnetic ux crystallization (AMFC). We conrmed that the crystallization temperature and incubation time in MIC decrease according to alternating magnetic ux. In the case of MILC, the velocity of the lateral growth was accelerated in alternating magnetic ux. The lateral growth rate as a function of alternating magnetic ux according to the applied current. We o b s e r v ed lateral growth from 10A to 50A at 430 . The velocity of the lateral growth was remarkably accelerated up to 1.2 um/min as a function of the strength of applied current. It is expected that the migration of NiSi precipitates in a-Si matrix may be enhanced by selective joule heating of a-Si lms using alternating magnetic ux. We formed the patterned layer by photolithography in order to acquire selective metal region. The samples were annealed at 300 to 500 for 30 min in alternating magnetic ux of 14KHz and 50A.
THE METAL INDUCED LATERAL CRYSTALLIZATION OF AMORPHOUS SILICON THIN FILMS BY ALTERNATING
THERMAL STABILITY AND DIELECTRIC PROPERTY OF STACKED HIGH-k DIELECTRICS ON SILICON Y-S. Lin and J.P. Chang, Department of Chemical Engineering, University o f California-Los Angeles, Los Angeles, CA. Recognizing the need of using novel high-k dielectric materials for the next generation microelectronic devices, this paper addresses the thermal stability and the dielectric property of metal oxides/metal silicate. The thermal stability of ZrO /ZrSi O and ZrO /ZrSi O /SiN thin lms deposited by an atomic layer chemical vapor deposition process on silicon was examined by Synchrotron radiation ultra-violet photoemission spectroscopy. The deposited ZrO /ZrSi O stack is stoichiometric, uniform, amorphous, and has an equivalent o xide thickness of 1 nm and a dielectric constant o f 18 with low leakage current. Micro-diraction and high resolution transmission electron microscopy s h o wed a localized monoclinic phase of ZrO and an amorphous interfacial ZrSi O layer which has a corresponding dielectric constant of 11. These ZrO /ZrSi O samples are thermally stable in vacuum up to 880 C at which the lm decomposed to form ZrSi , the most thermodynamically stable metal silicide at a per zirconium atom basis, and the desorption of SiO and ZrO accounted for the greatly reduced oxygen and zirconium photoemission intensities. The thermal stability of ZrO /ZrSi O is improved to 950 C when deposited on a 0.5-0.7 nm SiN lm. The conduction mechanism is identied as Schottky emission at low electric elds and as Poole-Frenkel emission at high electric elds. The MOS devices showed low leakage current, small hysteresis ( 50mV) and low i n terface state density ( 2x10 cm eV ). To i n tegrate these high-k dielectric materials in metal-oxide-semiconductor transistors, a high density plasma etching process is developed to pattern these materials and the etching rate is found to scale linearly with the ion energy, and the etching products are predominantly ZrCl2, ZrCl3 and ZrCl4. The etching mechanism is shown to be an ion-enhanced chemical etching process, and the ion energy and plasma density controls the proportionality o f e t c hing products. Etching anisotropy and selectivity will also be discussed.
ELECTRICAL CHARACTERIZATION OF SIMOX SOI WAFERS
Institute of Metallurgy, Chinese Academy of Sciences, Shanghai, PEOPLES REPUBLIC OF CHINA. SIMOX SOI is quite attractive for IC technology because of its potential for high-speed and low p o wer consumption. SOI wafers are required to maintain good electrical performances in the buried oxide (BOX) layers, thus it is imperative to study the electrical characteristics of the BOX l a yers and the interface states. C-V and I-V techniques are very frequently utilized for extracting the parameters of the Si-SiO interface in bulk-silicon MOS systems. In this paper, we u s e a n e w t wo-terminal MOSOS (metal-oxidesemiconductor-oxide-semiconductor) structure to study the electrical characteristics of SIMOX SOI wafers. Results gained from the comparison between the experimental curves and simulation curves are presented and analyzed. We show considerable improvement i n comparison with results obtained using traditional methods.
DOPANT PROFILE IN SILICON MATERIAL PROCESSING.
Kal Renganathan Sharma, Vellore Institute of Technology (Deemed University), Vellore, Tamil Nadu, INDIA.
In silicon doping in transience the Fick's law of Diusion is not adequate representation. This is because; a) mathematically it is poorly convergent at the short time limit for surface ux and b) physically it implies a innite velocity of mass. The hyperbolic mass wave equation can represent the nite speed of propagation of mass which is realistic. Nothing is faster than the speed of light. The \only" modication that will remove the singularity in time is the second derivative in time in the hyperbolic partial dierential equation. The problem of quenching a nite slab with both the ends of 1 dimension brought to C1 the bath temperature from a initial C0. The non-dimensionalized variables X = x/sqrt(Dtou(r)) and tou = t/tou(r) and u = (C1 -C)/(C1 -C0). The symmetry boundary condition at the center of the slab yields a slope of zero. The separation of variables technique is used to get a cosine series in X with lamda(n) being (2n-1)Pi/2sqrt(alpha tou(r))/a. The time domain is represented by a second order ODE. The solution gives a complex representation whose real part yields a cosine term in tou which yields a periodicity to the temperature solution damped by a decaying exponential. This is for values of lamda(n) 1/2. The An term is solved for by i n tegration and is (1 -(-1)n)/n. This analytical solution can be used to predict the transient heat transfer in 1-dimension. Evaluation of the coherent part of x-radiation scattered by strained or relaxed crystalline, as well as amorphous at Si(1-x)Ge(x) layer deposited on the silicon substrate is presented in [1] , and it is pointed out the possibility of the direct Grazing-angle Incidence X-ray Diraction (GIXD) experimental investigations of the long-period structured intermediate transformation states of Si(1-x)Ge(x) layer, which are emerging due to periodicity of the strain eld along the substrate-layer interface. The coherent i n tensity e v aluation was done based on the theoretical method presented in [2] . The Si-C bond length is much smaller than the bond lengths in a Si(1-x)Ge(x) alloy, therefore a small amounts of carbon atoms provided an additional design parameter in manipulating the strain (e.g. see [3] ), i.e. the eect of the increase of the average lattice constant due to germanium atoms can be compensated by adding the carbon atoms in the heterostructure. While studying the inuence of carbon in Si(1-x-y)Ge(x)C(y) layer, it is also important the investigation of the behavior of the tensile strained Si(1-y)C(y) layers (e.g. see [4, 5] ). In this paper we present the GIXD theoretical curves of a thin at Si(1-x-y)Ge(x)C(y) layer deposited on a thick silicon perfect-crystal substrate. The diraction occurs due to a specic long-range order in a l a yer e.g. through a harmonic variations of the germanium and carbon composition coecients in the heterostructure. References: 1. P.A. Bezirganyan (Jr. As the size of microelectronic devices decreases dramatically, the RC delay a n d p o wer dissipation are becoming the serious problem in VLSI technology. Accordingly, h uge eort is being made on the interlayer dielectrics such as carbon-doped oxides which h a ve the lower dielectric constant than the silicon dioxides constant 4.0. However, since the alkyl group is put into the silicon oxide backbone, the volume expands and the interface characteristics are becoming inferior. This is caused by disruption of the glass network. This phenomena leads to inferior mechanical properties such as the fracture toughness, modulus and hardness which are closely related to the reliability of the microelectronic devices. On my study the interfacial debonding and failure between the dielectric and adjacent l a yers in the multi-layer stack o f thin lms will be focused. Those failures are driven by the thermal and residual stresses between the lms. Within the Linear Fracture mechanics technique the energy, termed as the critical strain energy release rate or the interface debond energy, which is needed to debond the dielectric lm from the adjacent lm can be determined. This energy includes the breaking of the chemical bonds across the interface as well as the plasticity in adjacent l a yers. Since inorganic silicate behaves like a completely brittle material, the carbon-doped oxide lm is expected to behave in the same manner. Therefore the fracture energy of the interface is sensitive to the interface chemistry and glass composition. The subcritical debonding is also concerned in terms of reliability. Under the environment o f h i g h h umidity and temperature crack can be growing with much less driving forces. This can cause the problem to the microelectronic devices. Two kinds of ways of making carbon-doped oxide lm are used. Those are spin-on glass and CVD method. To measure the critical strain energy release rate, 4-point bending and double cantilever beam congurations are chosen. After testing, the resulting fracture surfaces were characterized by XPS scans to determine the debonding path. From the data obtained it was claried that the fracture toughness is decreasing with the carbon contents increasing no matter what kind of alkyl group is. Moreover the debonding interface for CVD method is mostly happened on the lower interface between dielectric and silicon nitride layers by XPS scanning. It is explained that the fracture mode is the mixed mode so that the crack is growing downward as well as forward. For future work, the various kinds of functional groups can be adjoined in the silicate and tested and moreover the subcritical cracking can be induced by many degrees of humidity and temperature situation. Finally, the relationship between the glass composition and structure and the resulting mechanical properties can be elucidated.
GRAZING-ANGLE INCIDENCE X-RAY DIFFRACTION BY THE
)
SYNTHESIS OF ORDERED NANOPOROUS SILICA FILM WITH HIGH STRUCTURAL STABILITY. Norikazu Nishiyama, Shunsuke
Tanaka, Korekazu Ueyama, Osaka U n i v ersity, Dept of Chemical Engineering, Osaka, JAPAN; Yoshiaki Oku, MIRAI-ASET, Tukuba, JAPAN; Akira Kamisawa, Rohm Co Ltd, Kyoto, JAPAN. In this study we synthesized nanoporous silica lms with high structural stability on a silicon wafer. The silicon wafer was coated with a precursor solution by a spin-coating. The XRD pattern of the lms showed that highly ordered silica was formed on the silicon wafer. The (110) reection peak was not observed in the XRD pattern showing that the straight p o r e c hannels were oriented parallel to the support surface. This is due probably to the orderly arrangement o f surfactant molecules on the silicon wafer. However, the formation of a silicate network is thought to be insucient because the reaction rate of the condensation of silanol groups is not high at low temperature.
To complete the condensation of a silicate network, a post-synthesis treatment w as carried out. Then the calcination was conducted at 673 K for 5 h to remove surfactant molecules. No peak shift of the (100) reection was observed in the calcined silica lm. The peak intensity did not decrease, indicating high structural stability of the treated silica lm. The FE-SEM images of the cross section of the treated silica lm showed that its thickness is about 300 nm. The periodic porous structure can be observed in the cross section of the silica lm. This corresponds to the results of the XRD patterns, which indicate that straight pores were oriented parallel to the surface of the silicon wafer. Normally, the periodic ordered structure of nanoporous silica gradually collapses under water vapor in the atmosphere. In this study, the silica lms were silylated with organic vapor to enhance the resistance against water vapor. The pore surface eectively increased its hydrophobicity b y silylation. The ordered structure of the silylated silica lm was maintained under saturated water vapor at 333 K. research and integration development are focused on transitional metal oxides and silicates, rare earth metal oxides and other oxides. This paper will present some recent results on materials and physical properties HfO lms grown on Si by CVD and ALD. Extensive structural, compositional, and optical characterization has been carried out using TEM, AFM, RBS, SIMS, AES, XRD, XPS, and optical spectroscopy (UV-Raman spectroscopy, spectroscopic ellipsometry, and IR transmission spectroscopy). Issues related to impurities, interfacial layers, and thermal stability will be addressed. New characterization method such as tunneling AFM has also been developed to correlate electrical \hot spots" with lm structures. For the future integrated circuit manufacturing, new materials and thin lm deposition methods will be needed for gate dielectrics preparation. Among the various deposition methods, atomic layer deposition (ALD) is one of the most promising techniques capable of meeting the strict requirements in the future IC manufacturing. However, the evaluation of this ultra thin high dielectric lm is cumbersome and sometimes dicult. In this research w e h a ve investigated the characteristics of ultra thin ALD HfO lms using several analytical techniques. HfO lms were deposited in a traveling wave t ype ALD reactor (Plus 200 ) using HfCl /H O as precursors and N as a carrier/purge gas. Solid HfCl was volatilized in a canister kept at 200 C and carried into the reaction chamber with pure N carrier gas. H O canister was kept at 12 C and carrier gas was not used. The lms were grown on 8-inch (100) p-type silicon wafer in the temperature range of 200-400 C after standard RCA cleaning. Spectroscopic ellipsometer, XRD and TEM were used to investigate the initial growth mechanism and microstructure. The chemical composition of deposited lm was analyzed by RBS and XPS. The electrical properties of the lm were measured and compared with the physical/chemical properties. The eects of nal substrate treatment, deposition temperature, and precursor injection time on the ALD HfO lms will be discussed. Also, the comparison of the evaluation results from the several analytical techniques will be addressed. The eect of process condition on the electrical properties will be discussed based on the bulk and interfacial structure of the HfO lm. Stability of gate electrode materials on high-k dielectrics is a critical issue for advanced gate stacks. For this study, l a n thanum silicate dielectrics were prepared by o xidation of PVD La on silicon using two slightly dierent processes at the same temperature (900C). Process (A) resulted in lm with no visible OH in the infrared absorption spectrum, and process (B) resulted in a lm with a small amount o f OH visible in the IR. The only dierence between process A and B was the conditions of substrate preparation before dielectric layer formation, and X-ray Photoelectron Spectroscopy analysis of as-prepared lms indicated no other signicant d i e r e n c e b e t ween the two processes. Two samples of each process were prepared, and all samples showed consistent results. Thin (30-50A) amorphous silicon was deposited on all samples. AFM analysis indicated that the thickness was sucient t o a c hieve complete surface coverage, but the silicon was thin enough to enable analysis of the top poly/dielectric interface by XPS. XPS data was collected with the top silicon as deposited, and after several high temperature annealing steps (temperatures ranging from 650 to 1050C). When the polysilicon on the OH-free sample (process A) was annealed at high temperature, XPS showed oxidation of the exposed polysilicon surface, with no signicant c hange in the lanthanum related features. However, for the lms that contained hydroxide (process B), XPS results show signicant c hanges in the Si 2p spectrum, suggesting that the thin polysilicon layer reacts with the dielectric layer during the anneal step leading to consumption of the polysilicon. These results are consistent with excess oxygen (in the form of water vapor) promoting a reaction between the metal oxide and silicon. Implications for stability b e t ween high-k dielectrics and polysilicon gate electrodes will be discussed. This requires a thorough investigation of the microstructure and interface chemistry of these lms in conjunction with studies of their dielectric behavior, which will enable better processing methods to grow high-quality zirconia lms. This paper deals with studies on thin lms of zirconia grown by ultra-violet ozone oxidation of Zr metal lms at room temperature. The eects of oxidation time, oxygen partial pressure, the underlayer and annealing conditions have been studied in detail. It was found that partially-oxidized lms exhibited signicant frequency dispersion in both the depletion and accumulation regions, while fully-oxidized lms showed negligible frequency dependence. A model based on the Maxwell -Wagner interfacial polarization mechanism has been used to interpret such phenomena and will be presented in detail. The electrical studies of oxygen-decient zirconia have been complemented with detailed studies of the electronic structure using atomic resolution EELS in a STEM. It was found that the oxygen stoichiometry of the zirconia lms had a signicant eect on the O-K near edge structure and this will be discussed using a molecular orbital description. Studies on CV hysteresis revealed that the atband shift scaled with zirconia thickness. It was found that the leakage current could be modeled as direct tunneling at low v oltages while Poole-Frenkel mechanism dominated at higher voltages. The trap energy levels were calculated from modeling the IV data measured as a function of temperature and found to agree with values reported for ALD-grown SiO / ZrO stacks. It is suggested that the electrical traps in the zirconia lms may be responsible for CV hysteresis. In order to reduce parasitic capacitance in alternative gate dielectrics, it is quite common to remove surface SiO prior to deposition of a metal oxide dielectric. A typical procedure involves aqueous HF etching to create an oxide free substrate. Using medium energy ion scattering we h a ve i n vestigated a novel approach, where interfacial oxide is removed after deposition by high temperature annealing in ultra-high vacuum. Surprisingly, there is a temperature window i n which silicide formation does not occur, but oxygen containing species can freely migrate out through a silicate overlayer. An examination of the kinetics shows a similarity to SiO desorption from SiO /Si(001), suggesting that the same mechanism occurs for an SiO layer embedded underneath a silicate. The results conrm stability predictions for silicate dielectrics, i.e. for the proper choice of materials, the metal-oxygen bonds have greater stability than the silicon-oxygen bonds. We i n vestigated the characteristics of the gadolinium oxide thin lms controlled by i n terfacial layers. Ultra-thin ZrO and SiO layers grown on Si (111) were used to modify the surface of the Si substrate. The characteristics of the lms were assessed using various characterization tools such as reection of high-energy electron diraction (RHEED), x-ray diraction (XRD), Rutherford back-scattering spectroscopy (RBS), atomic force microscopy (AFM) and X-ray photoelectron spectroscopy (XPS). We found out that the structural transition from cubic Gd O to monoclinic Gd O was occurred using buer layers.
REACTION BETWEEN POLYSILICON GATE ELECTRODES AND
In particular, the transition was enhanced at the existence of ZrO buer layer. The crystallinity of the lms was signicantly aected by whether the buer layer was inserted or not. 
zirconia/Si and hafnia/Si interfaces. The former was found to be unstable with respect to formation of silicides whereas the latter is stable. This surprising dierence prompted us to study dierences between oxides, silicides, and silicates of hafnium and zirconium. The calculations were performed in the framework of density functional theory with the Perdew-Wang 91 exchangecorrelation functional. The ionic compounds were found to be more stable for hafnium than for zirconium with the heats of formation of oxides and silicates being larger by ca. 0.5 eV for hafnium. The higher ionicity of hafnium compounds is also reected by the band gaps that are larger by 0.5 (oxides) and 0.9 (silicates) eV for hafnium than for zirconium. The higher ionicity of hafnium compounds is consistent with a smaller electronegativity of atomic hafnium (1.3) than zirconium (1.4), but inconsistent with atomic ionization potentials 7.9 and 7.0 eV for Hf and Zr, respectively. The silicides were found to be more stable for zirconium than for hafnium with the heats of formation of disilicides being larger by ca. 0.3 eV for zirconium. Both mono and disilicides were found to be metallic with no quantitative dierences in densities of states between hafnium and zirconium compounds. As the aggressively scaling of CMOS technology continues, highgate dielectrics become one of the solutions in providing increased capacitance without remarkable increase in gate leakage current. However, issues such as thermal stability[1] and dopant penetration [2] still require further study. Dopant penetration into the channel region from doped polysilicon is an increasingly important issue in MOSFET's. Under high temperature processing, such as dopant activation annealing, dopants can diuse out of the doped polysilicon gate, through the thin gate dielectrics and into the Si substrate, causing a shift in the threshold and at-band voltages of the device. Diusion studies of boron, arsenic, and phosphorous from doped polysilicon through the high-gate dielectric thin lm (4-5 nm) candidate HfSi O into Si will be presented. The Polysilicon/ HfSi O /Si stack w as subjected either to rapid thermal processing (RTP) or standard furnace annealing in an N atmosphere. After annealing, the polysilicon and dielectric lms were chemically etched prior to depth proling using Secondary Ion Mass Spectrometry (SIMS) methods. As-deposited and annealed lms were studied using X-ray Photoelectron Spectroscopy (XPS) and High resolution Transmission Electron Microscopy (HRTEM) to determine any structural changes or growth of interfacial layers. Dopant penetration after aggressive annealing was observed. Polysilicon removal and dielectric lm removal issues after annealing will also be discussed. Hafnium silicates are leading contenders for replacing silicon oxynitride as the gate dielectric material in CMOS devices. Silicates as dened herein cover the entire composition range from SiO to HfO and are regarded as a homogenous mixture of the binary oxides. Silicates oer advantages over the binary oxides that include maintaining an amorphous nature (at least as-grown or during subsequent thermal processing below 1000 C) and etching comparable to SiO . CVD is being considered for their manufacture, and appropriate metalorganic precursors are being evaluated. This study investigates and compares the deposition of Hf silicate lms from two suites of metalorganic CVD precursors. The rst precursor suite has oxygen coordinated to the Si or Hf center and includes -diketonate, alkoxide and acetoxy ligands. The second precursor suite has alkylamido ligands, which h a ve nitrogen coordinated to the Hf or Si Factors present in cleanroom air that may lead to contamination prior to processing need to be better understood in order to meet tomorrows requirement for atomically clean surfaces prior to gate oxidation. This paper identies the conditions that initiate room temperature oxidation of uoride prepared hydrogen passivated silicon surfaces by using X-ray Photoelectron Spectroscopy (XPS). Possible oxidation factors investigated include lighting conditions and gaseous ambient. Both H -Si(100) and H-Si(111) surfaces do not oxidize under dark lighting conditions for 100% humid and dry air ambients. These surfaces do oxidize in the dry air and 100% humid air ambients when substrate is directly exposed 250nm light. Wavelength dependence for oxidation on both surfaces is conrmed. In addition, the level of oxidation is observed to depend on substrate orientation but not dopant t ype.
SILICON NANOSTRUCTURES THROUGH NEAR-FIELD OPTICAL LITHOGRAPHY. Yadong Yin, Younan Xia, Univ of Washington, Dept of Chemistry, Seattle, WA. Near-eld optical lithography with an elastomeric phase-shift mask has been combined with silicon-on-insulator (SOI) wafers to generate nanostructures of single crystalline silicon with well-dened shapes and dimensions. We h a ve demonstrated the capability and feasibility of this approach b y fabricating nanowires, nanorings, and interconnected triangles with lateral dimensions of 100 nm. This dimension could be further reduced to 20 nm by adding self-limited oxidation to this process. These silicon nanostructures are potentially useful as active components in fabricating nanoscale electronic devices. They also provide a class of good model systems to study nanoscale mechanics and electrochemistry. Gate oxide is arguably the most critical part of contemporary metal-oxide-semiconductor eld eect transistors (MOSFET). Continuous improvement in device performance requires further scaling of gate oxide to achieve desired drive current. Oxide thickness has reached a level where the properties of Si oxide is determined by the interfacial suboxide, which i s v ery dierent from the bulk oxide in terms of structural, electrical and optical properties. Thus a good understanding of gate oxide both structurally and electronically is of paramount importance for its application in future transistors. In this work we present a comprehensive study of subnanometer gate oxide in MOSFET using atomic resolution Z-contrast imaging coupled with spatially resolved electron energy loss spectroscopy (EELS) in the scanning transmission electron microscope (STEM). Interface composition, roughness, and strain are characterized and correlated to its electrical properties and electronic structure. Recently enhancement of electron injection with reverse substrate bias ( ) is observed due to impact ionization feedback m e c hanism, which is helpful for realizing fast and low p o wer non-volatile memories. The reduction of and of the transistor aects the internal electric eld distributions and hence carrier heating and injection process. The damage creation and the resulting device degradation thus become a strong function of device dimensions and therefore merit attention. Till date, no work has been done to study the eect of device scaling on the degradation with negative . I n this paper, we h a ve studied the reliability issues of n-channel MOS transistors having dierent and for dierent r e v erse under identical bias and gate current (programming time for ash memories) condition. The dependence studies are performed on devices having of 9nm. The dependence studies are performed on devices having of 0.2 m. With increase in negative impact ionization feedback occurs, which increases carrier heating therby gate current. Also, for higher nagative the injected carriers are not conned to a narrow zone but spread out. We observe an increase in 1 and 1 by 1.16 and 1.72 when the device is stressed at =-2V. The higher 1 can be attributed to an increased spread of interface trap prole. With a decrease in from 0.4 m to 0.1 m, 1 , and 1 are increased by a factor of 4.3, 2.31 and 2.88 respectively for =0 and by a factor of 3.7, 3.08 and 1.98 for =-2V. This is because if of a MOSFET is reduced at a constant bias, the increases whereas the decreases due to higher SCEs. Since the injection and therby degradation at negative has a very strong dependence on , it is less sensitive t o . With reduction in from 13nm to 5nm, we observe higher and degradation for =-2V. The increased can be attributed to large number of secondary holes in the substrate and the higher degradation is due to higher gate injection and larger spread of interface trap prole. We h a ve also studied the degradation for dierent and under constant gate injection and generation eciency.
USE OF SMALL GATE VOLTAGE PULSES FOR THE EXTRACTION OF THE INTERFACE TRAPS DENSITIES IN MOS STRUCTURES USING THE CHARGE PUMPING TECHNIQUE. E.
Lin, E. Moussy, and D. Bauza, Laboratoire de Physique des Composants Semiconducteurs, UMR CNRS 5531, ENSERG, Grenoble, FRANCE. In MOS structures with ultrathin oxides, the determination of the interface trap densities, , with conventional interface trap characterization techniques is dicult due to the small gate voltage excursions allowed before Fowler-Nordheim injection or direct tunneling through the insulator. Using charge pumping (CP), the most widely used technique for interface trap characterization, large gate voltage pulses imply such currents. The use of high frequencies to increase the CP current magnitude has been proposed [1] . In this paper, small gate pulses are proposed for the extraction of . T h e y strongly limit the leakage currents and extend the experimental conditions which can be used (the frequency can also be used to increase CP signal magnitude). For this, and as the theoretical derivations that allow the extraction of also require large gate pulses (pulses larger than ( ), where and are the device threshold and at band voltage) [2], the extraction is extended to the case of small gate pulses, i.e. pulses smaller than ( ). To this end, the theoretical derivations are re-considered in order to account for both emission and capture in various situations. This provides equations that 1) more accurately describe the CP current when large gate pulses are used, 2) generalize the description of the CP current to a wide range of situations including reduced high and/or low bias levels and the eect of small trap cross sections and 3) allow to be calculated whatever the gate pulse is. These results are applied for characterizing MOS device with thick and ultrathin oxides. To this end, and with respect to the above results, the large distribution of trap time constants evidenced at the interface cannot be overlooked when using small gate pulses and only a fraction of the interface traps is expected to be probed [3] . The interface trap densities measured, eectively decrease when reducing the pulse height, especially for height v alues smaller than ( ), but with pulse heights as small as ( ) 2 , t h a t i s 0.6 V, the values obtained are within a factor of two equal to those measured conventionally. This is a fully acceptable result if one accounts for all the uncertainties on the determination of (for instance 44, 2262 (1997 The thicker thickness of gate oxide is required to make sure the product can work on high voltage condition. However, the traditional dry oxidation method can't meet the testing requirement. The aim of this paper is to provide a quality method to produce a high quality gate oxide for mass production. There are three process factors were studied for this gate oxide quality improvement on dual voltage product. The rst gate oxide is to form a thick o xide and then a thin oxide. The brief summary on thick o xide (dominator for HV product) as list: 1) Oxidation methodology. The low temperature (850C) and three steps (dry-wet-dry) get the better VBD performance than 920C/800C o r t wo steps (dry-wet) conditions. The mechanism is annealing, deweling bond and crystal original pits eect. 2) Stack gate formation methodology. The prior gate oxide forming method changed from oxidation to LPCVD is considered. HTO replaces dry-wet-dry oxidation will get better VBD result. It is believed COP eect. But, TEOS didn't have the similar result since carbon element impact. 3) Wafer material source. Above t wo experiments we r e d o n e o n C Z polish wafers. AR anneal wafer performance is slightly better than H2 anneal wafer, but both anneal wafers' performances are better than polish wafer. According the studying above, COP eect plays the major dominator of the gate oxide quality o n h i g h v oltage devices. Oxidation method, stack gate formation and wafer material are pointed out the advantages and shortages. This paper provides some solutions on gate oxide quality improvement for mass production. We also fabricated the Mo gate MOS diodes with 5-20 nm SiO gate oxides and found that the gate leakage current w ere increased as N implantation dose and implantation energy were increased. Though work function shift was observed in C-V characteristics, the hump due to the high-density i n terface states was found for high-dose specimens. Nitrogen SIMS depth prole showed that nitrogen was implanted much deeper than calculated depth obtained by SRIM simulator. Channeling of the N ions implanted nearly vertically (7 degrees) into columnar crystal structure Mo lm is the considerable origin of this deep prole. To reduce N ions that pass through the gate oxide, we have compared angled implantation with the nearly vertical one. In the case of tilt angle of 30 degrees, the gate leakage current w as reduced compared with the 7 degrees case. Since the decrease in projected range of N ions for the 30 degrees angled implantation is only 15%, the deep prole and gate leakage increase seems to be attributed to the channeling eect. In such a device the shallow extensions are underneath the gate and contain low doped regions of opposite conductivity as that of deep S/D. In order to turn ON the device a voltage is applied at the gate of a EJMOS, such that these low doped regions below poly gate get inverted and serve a s shallow S/D extensions. Consequently, the eective c hannel length in this condition is the distance between these low doped regions. On the contrary, a t a n y gate voltage less than that required to invert these regions, no S/D extensions are induced, and the eective c hannel length is equal to the physical separation between the deep S/D junctions. Our proposed structures also reduce the series resistance 1 eects when compared to the recently published devices based on a similar concept. In this work, we compare 45nm gate length EJMOS and conventional devices using ISE-TCAD process and device simulations. In the EJMOS process, shallow extension regions under the gate are achieved by a compensation doping using a large angle tilt implant from both source and drain sides, after patterning the gate. The resulting MOSFET is symmetric in nature and can be fabricated using conventional CMOS processes. From extensive 2-D process and device simulations, we observe o ver an order of magnitude increase in Ion/Io, improved sub-threshold characteristics, and better short-channel performance. Overall, as our simulation results show, the EJMOS structure oers signicant advantages over the conventional CMOS technologies in the sub-50nm regime.
DEGRADATION IN A MOLYBDENUM GATE MOS STRUCTURE CAUSED BY N ION IMPLANTATION FOR THE
APPLICATIONS OF AFM/SCM IN PROCESS CONTROL AND FAILURE ANALYSIS OF SEMICONDUCTOR DEVICES.
Kuo-Jen Chao, J.R. Kingsley, H. Ho, H. Shen, I. Ward, Pat Lindley, Charles Evans & Associates, Sunnyvale, CA. As the minimum feature size of semiconductor devices continues to shrink, analyses of the engineered structures and materials of semiconductor devices are increasingly critical in manufacturing and in the development of new generation devices. Furthermore, the performance of a modern device is strongly inuenced by its dopant distribution in depth and laterally. Scanning capacitance microscopy (SCM) is one of the techniques that has been developed to reveal the dopant distribution two-dimensionally. In this work, AFM/SCM was applied to both process control and failure analysis of semiconductor devices. Two t ypes of semiconductor devices, Si based and GaAs based, were studied. In the process control area, two examples are presented. The rst investigates the uniformity of an arsenic layer of a silicon substrate. This sample has a layer that is supposed to consist of uniformly distributed As. A cross-section SCM/AFM study found local non-uniformity in the As layer. In the second example, the lateral diusion length of dopants after a thermal annealing process is evaluated. A GaAs substrate is masked and patterned by a l a yer of Si N , then Zn dopants are thermally diused through a line-opening in the nitride layer into the substrate. By overlaying the AFM image on top of the SCM image, the lateral diusion length of the Zn dopants is found to be about 2.2 m away f r o m t h e e d g e s o f t h e exposed GaAs region. Another important application of AFM/SCM is in device failure analysis. In this work, a failed p-channel transistor is investigated by AFM/SCM. Two levels of dopant concentration are found in the correspond-ing source and drain regions by SCM. Another approach to identify the cause of failures is to directly compare a failed device with a properly functioning one. The use of AFM/SCM to study the same N-well structures in two devices, one good and the other failed, determined that the depth of the N-well for the failed device is about 0.4 m shorter than in the good device.
SILICON SURFACE CHEMICAL TREATMENTS IN OXIDE/ NITRIDE DIELECTRIC STACK PROPERTIES. David Jacques, Sebastien Petitdidier, Jorge L. Regolini, Kathy Barla, STMicroelectronics, Crolles, FRANCE. The \oxide" terminated silicon surface may b e c hemically grown through several methods compatible with the ULSI technologies. These methods are not equivalent when used to grow t h i n o xide (SiO2)/nitride (Si3N4) stacks as a dielectric for memory cells. In the present w ork we studied the dielectric oxide/nitride (ON) stack electrical performances after dierent c hemical surface treatments of the Si starting material through dielectric leakage current a n d c harge to breakdown measurements on the ON stack on single crystal Si ( Si )and in Poly-Si substrates. Three main steps are followed to obtain the complete ON stack: (i) the wet chemical surface treatment. Two main reasons lead us to use a chemical step before the stack deposition: surface cleaning and surface passivation. The RCA cleaning, the ozonised water DIW/O3, and the HF last were independently used. (ii) the surface nitridation. The chemical oxides have been thermally nitridated transforming the lying oxide into some SiOxNy layer over which the SiN will be deposited. (iii) the nitride deposition. SiN 5 nm thick w as deposited using DCS/NH3 gas mixture, below 1 T orr total pressure and at 650 C in a batch v ertical furnace. Morphological results such a s s t a c k surface roughness (Atomic Force Microscopy) and SiN incubation time for growth are comparable for all the studied cases on Si . However, Tof-SIMS shows dierent o xygen content at the Si/stack i n terface following the dierent c hemical treatments. Electrical measurements show comparable C-V and I-V results, for the same Equivalent Oxide Thickness (same capacitance at strong accumulation) the dierent interfaces bring dierent i n terface states density with lower values for higher interfacial oxygen content. However, for DRAM applications, a clear improvement in electrical characteristics is obtained under low interfacial oxygen content conditions. Results are compared in embedded-DRAM cells for which w e d e v eloped an industrially compatible dielectric deposition sequence to obtain minimum leakage current with maximum specic capacitance and no particular linking constraints. . Our work was motivated by the search for the conditions for the optimum condition for device quality o xide growth within a low ( 300 C) thermal budget, for large area device fabrication, on inexpensive substrates such as glass and plastic. The net growth of the LPD oxide layer is result of competition between deposition and etching; the balance and hence the rate of growth being controlled simply and reproducibly by the addition of de-ionised (DI) water [2] . We h a ve produced device grade SiO from the solution at 48 C onto both n and p type Si substrates. Control of the oxide properties is achieved in the amount o f D I w ater added to the super-saturated solution. Oxide layers of optimum quality being obtained by t h e titration of 60ml DI water to 100ml of supersaturated solution. FTIR, ellipsometery, and C-V/I-V measurements were used to characterise the lms deposited from solutions of silica powder and silicic acid. The resistivity of the optimum layers from a saturated solution of silica powder was found to be in excess of 10 c m w i t h breakdown eld strengths of the order of 3-5 x 10 V/cm. The resistivity of the optimum layers prepared using silicic acid were much higher (10 cm), with breakdown eld strengths of the order of (9 1) x 10 V/cm. The results approach those of thermally grown silicon dioxide, suggesting that LPD oxide have the potential of device quality insulator on large area substrate such as glass and plastic. Spin-on pre metal dielectric (PMD) materials are being developed for memory and logic devices at 0.11 um design rules and beyond. The stringent design rules require a PMD material with a low thermal budget, excellent gap ll capability, and etch resistance similar to that of a thermal oxide. A novel Spin-on PMD has been developed to meet these requirements as current PMD technologies of HDP CVD or BPSG are constrained by v oid formation and high thermal budget requirements. One common challenge that faces spin-on PMD is inhomogeneous densication, or \corner etch". In this paper EELS-STEM, FTIR, SEM and HF wet etching were used to study the mechanism of this phenomenon. Optimization of the spin-on PMD resin based on this information will be presented.
DEVICE QUALITY SiO FILMS BY LIQUID PHASE DEPOSITION (LPD) AT
THE OPTIMIZATION OF UNIT PROCESSES IN A INTER LAYER
DIELECTRIC APPLICATION USING NOVEL POLYSILAZANE-BASED SOG. Jung-Ho Lee, Jung-Sik Choi, Dai-Won Kang, Dong-Jun Lee, Sang-Moon Chon, Samsung Electronics Co., LTD., Material Technology PJT, Kyunggi-Do, KOREA. Currently borophosphosilicate glass (BPSG) has been widely used to integrate the inter layer dielectric (ILD) to ll gaps between word lines. However, there are a lot of problems in using BPSG for manufacturing very large scale integration (VLSI) devices. To solve these problems, a novel polysilazane-based spin on glass (SZ-SOG) method is evaluated to apply to in ILD layer. In this paper, the unit process conditions were optimized. The main spin revolution was xed at 1000rpm, because when the lm was prepared lower than 1000rpm caused crack problem after the main bake, and the lm under high rpm condition had no enough thickness margin for chemical mechanical polishing(CMP). When SZ-SOG was coated, edge bead removal(EBR) process was used to minimized micro-scratches and defects due to particles provoked from wafer bevel. The pre-bake temperature was selected in the range from 150 to 200 C to keep owability property of neat polymer. Finally, SZ-SOG must be formed not only of perfect silica lm but also a dense lm through the main B7.16 bake step to successfully achieve i n tegration in ILD layer. To prepare a dense and defect free SZ-SOG lm, the furnace loading temperature must be kept below 500 C and ramping rate below 20 C/min in the main bake step. When the furnace loading temperature and ramping rate were higher than 500 C and 20 C/min, respectively, there were a crack and lifting problems due to sudden surface oxidation. Consequently, the unit processes of SZ-SOG in ILD application were successfully optimized for the rst time. The proposed SZ-SOG could be attractive in applications such as future DRAM and LOGIC device because of its excellent gap-lling property and thermal oxide like lm qualities. In next generation devices, increases in propagation delay, cross-talk noise, and power dissipation of the interconnect structure become limiting factors for integrated circuits. To address these problems, new low dielectric constant ( l o w-k) interlayer dielectric materials prepared by both spin-on and chemical vapor deposition (CVD) techniques are being developed to replace the traditional silica. Low-k CVD lms have attracted interest due to their physical rigidity, superior mechanical strength, and compatibility with current S i technology. One of the candidates for CVD low-k thin lms is trimethylsilane (3 MS) based carbon doped silica lm ( -SiCO:H). This precursor material is attractive because lms with dielectric constants ranging from 2.5 to 3.5 can be obtained using typical plasma enhanced chemical vapor deposition (PECVD) equipment with standard delivery system and process conditions that are comparable to SiH based SiO . In this work, we c haracterize the structure of Dow Corning Z3MS based -SiCO:H low-k thin lms deposited with dierent processing conditions. Samples with dielectric constants ranging from 2.5 to 2.9 were prepared using single or dual frequency modes with dierent o xidants, O or N O. X-ray porosimetry is employed to characterize the porosity, a verage density, wall density and density prole of the thin lms. These results are compared with those from a combination of three techniques, small angle neutron scattering (SANS), high-resolution specular X-ray reectivity (SXR), and ion scattering. The inuence of the process conditions on the chemical bonding structures and electrical properties were investigated using Fourier transform infrared (FTIR) spectroscopy and electrical measurements. Issues associated with OSG low-k dual damascene etching and in particular with trench e t c hing in the \via rst" integration scheme is the focus of this study. Usually during trench e t c h three basic requirements should be met simultaneously. These are prole control, selectivity to barrier layer and minimal post-etch residues. The high hydrocarbon content in OSG lms makes it more dicult to achieve these as compared to conventional USG lms. Moreover, if trench stop-layer is not used additional issues such as micro-trenching, across-wafer non-uniformity, micro-loading, and RIE lag may appear. This study was done mainly on Black Diamond of Applied Materials with some comparison to Coral of Novellus. TEL dipole-ring-type magnetron etcher was used for etch d e v elopment based on C F /N /Ar plasma. After preliminary screening experiments in-depth DOE was performed which g a ve the dependence of OSG etch rates, selectivity to barrier layers, sidewa l l s l o p e , R I E lag, micro-loading and non-uniformity v ersus three key process parameters: ow rates ratio C F /N , plasma power, and pressure. Based on experimental outcomes, the etching process was further optimized to realize sidewall proles of 88-89 , minimized non-uniformity, RIE lag, and micro-loading. Selectivity obtained was enough to pursue etch processes using planarizing BARC f o r additional via bottom protection. The BARC process was tuned using dierent t ypes of BARC. Viscosity of BARC and ll depth in vias were optimized for obtaining an optimal thickness for bottom protection and generating the least amount of polymers during etch. BARC opening time was ne-tuned accordingly. Dierent combinations of dry/wet clean recipes were evaluated for removal of post-RIE residues without signicant c hanges in OSG k-value. The sequence of optimized processes were successfully implemented for creating dual damascene structure complying with integration requirements for 0.13 design rules. This study is part of Japanese national project to develop a PFC-free and energy-saving ILD (interlayer dielectric) process. In this project, we h a ve also been investigating novel ILD processes that do not require a barrier lm to prevent Cu diusion. Thus, a clear understanding of the mechanism by w h i c h Cu diuses into an ILD is essential. A simulated potential energy shows that when Cu penetrates SiO2, it must be converted to Cu+. One possible driving force is Schottky defects (crystal defects). The estimated current density w as less than 3 E-24 A/cm2 (Observed value 1 E-12). From this value, it is clear that diusion through defects is not the dominant process. The current density of a Cu-electrode/TEOS/Si structure was measured with a probe in a vacuum chamber, which a l l o wed the ambient conditions to be controlled. The lowest current density w as obtained when degassed TEOS formed by v acuum annealing was used and the I-V characteristics were measured just after deposition of the Cu electrodes. The current density w as found to be the same exposed to N2, though it did increase after exposure to dry air. It should be noted that degassed TEOS lm contains hardly any w ater or oxygen molecules. In contrast, conventional TEOS not subjected to annealing contains both, and samples made with this material exhibited the highest current density. These results demonstrate that Cu diusion occures when TEOS is exposed to oxygen or TEOS contains oxygen molecules. Atomic Cu has a magnetic moment, and oxygen molecules exhibit strong paramagnetism. The interaction between the magnetic moments of Cu and O2 lowers the potential. That means that the interaction allows Cu to diuse easily into TEOS. Samples made with conventional TEOS were divided into two groups just after formation of the Cu electrode. One set was kept in a magnetic eld for 2 days, and the other set was kept in air. The samples kept in a magnetic eld exhibited lower current densities than the others. This demonstrates that one cause of Cu diusion into an insulator is the presence of O2 in the insulator. Acknowledgments: This work was performed under the management of ASET in a METI R&D program supported by NEDO. We studied the eect of porogen content on the lm properties of porous poly(silsesquioxane) material. Organic/inorganic nanohybrids were prepared by using a thermally labile poly(caprolactone) as a template, and SOG silsesquioxane polymer as a matrix material. Thermal decomposition of the organic polymer resulted in nanoporous lms. It is found that the dielectric constant depended on the porogen content and hardness and modulus of the thin lm were aected by the porogen content. The thin lms had dielectric constant of 2.2 with good mechanical strength.
CHARACTERIZATION OF CVD LOW-k -
CHALLENGES IN ETCHING OF OSG LOW-k MATERIALS FOR
CHARACTERIZATION OF POLY(SILSESQUIOXANE) SPIN-ON FILMS FOR LOW DIELECTRIC APPLICATIONS: MICROSTRUCTURE, ELECTRICAL PROPERTIES AND
EVALUATION OF LOW-k POLYMER THIN FILM CONTAINING BORAZINE-UNIT. Masami Inoue, Takuya F ukuda, Azuma Matsuura, Hiroshi Yanazawa, ASET, Yokohama, Kanagawa, JAPAN; Yuko Uchimaru, Naoko Koda, Hiroshi Yamashita, AIST, Tsukuba, Ibaraki, JAPAN. It was predicted that the polymers containing borazine unit were low-k materials, because a dielectric constant w as simulated by b o t h molecular polarizability a n d n umber of molecular in a unit volume through the help of the molecular orbital and band calculations. Two hybrid polymers containing borazine unit, such as borazinecarbosilane unit and borazine-siloxane unit, were evaluated on electric characteristics. These polymers were synthesized by h ydrosilylation polymerization of B,B ,B -triethynyl-N,N ,N -trimethylborazine with p-bis(dimethylsilyl)benzene or tetramethylcyclosiloxane. Polymerization under diluted conditions gave a homogenous solution of the polymer. From an ethylbenzene solution, a thin homogeneous lms of the polymer were made on a silicon wafer by spin-coating method, followed by annealing at 300 500 C under argon gas. The dielectric constants of these thin lm were evaluated to be 2.8 1.8, which depend on these compositions and annealing conditions, by measurement of C-V curves from MIS structure sample. The thermal resistance was good, because the temperature of weight decreasing to 5% was 563 C by the TGA method. Therefore, it has been demonstrated that the polymer containing borazine unit is very promising as ultra low-k material. Nanoporous aerogel lms present perhaps the best candidate for low dielectric constant materials for microelectronic interconnect with reduced RC factor. It is becoming increasingly clear that the drastically reduced stiness properties of porous lms limit their introduction for commercial purposes. Thus, a compromise must be reached between low k v alue and sucient mechanical strength for the material to survive the chemical mechanical polishing process. There is also a lack of useful and accessible techniques which can accurately provide absolute values of the most important lm parameters (density/porosity, Y oungs modulus, pore size) suitable for process control. This work reports characterization of density/porosity a n d Young's modulus values of a range of polymer-based nanoporous Methylsilsesquioxane (MSSQ) lms via two independent techniques, Brillouin Light Scattering (BLS) and Surface Acoustic Wave Spectroscopy (SAWS), which h a ve not previously been applied to such lms. The lms had template concentrations of 1% to 30%, corresponding to porosities of 14% to 40%. These have the advantage of being hydrophobic and having a lower dielectric constant t h a n silica-based aerogels. Excellent correlations are observed between measured density, porosity and X-Ray derived density measurements. The extracted stiness measurements from BLS and SAWS also correlate very well. The strength dependence on porosity s h o ws that the lms are soft (E = 2 GPa) at low porosity, but that, in comparison to silica aerogels, the strength properties decrease much more slowly with increasing porosity, so that in the k 2 region they may be stronger than the silica aerogel lms and therefore may b e more suitable for commercial application. As ultralarge scale integrated circuits (ULSIs) are reduced in size to deeper sub-micron dimension, there has been a strong demand for low dielectric constant i n ter-metal dielectric materials instead of SiO that is conventionally used to improve the performance of devices, such as signal propagation delay, cross talk, and power consumption. Recently, SiOC, which i s h ybrid between organic and inorganic materials, is very promising inter-metal dielectric, since it has higher thermal and mechanical stabilities than organic materials as well as low dielectric constant. Despite many researches, the reasons for increasing dielectric constant upon carbon incorporation remain under debate. Generally, it is accepted that the carbon incorporation in the Si-O network leads to the porous structure and the decrease of lm density results in the decrease of dielectric constant. In this investigation we focused on the electrical properties aected by porosity and wall density of SiOC lm. The methodology we d e v elop is a combination of high-resolution x-ray reectivity (HRXR), and time-of-ight elastic recoil detection (TOF-ERD) to determine important structural information about the lm. X-ray reectivity measurement provides an accurate determination of the lm thickness, electron density, a n d a verage lm density. The dielectric constant is calculated from capacitance-voltage (C-V) measurement a t 1MHz. The (average) lm density w as reduced with increasing of carbon content incorporated in lm, resulting in the decrease of dielectric constant of SiOC lm. Though the average lm density w as reduced by incorporating of carbon in lm, the porosity w as almost unchanged. On the other hand, matrix wall density w as drastically reduced with increasing of carbon content. This result indicates that low dielectric constant of SiOC lm results from the decrease of matrix wall density b y incorporating carbon in lm. Porous silica based lm prepared by s u r f a c t a n t templated self-assembly spin-on deposition is an attractive candidate as a low-k material. In this research w e h a ve studied the structure, the chemical composition and bonding of the lm and its interface with copper metallization. The decomposition and vaporization of the surfactant in the last step of the lm deposition results in a lm with an amorphous structure as determined by X-ray diraction and TEM analysis and its high porosity (35-55%) is conrmed by X -r a y reectivity measurements. XPS analysis of the Si2p transition indicates three types of bonding: Si-O, O-Si-C and Si-C. The eect of various plasma post-treatment processes (evaluated to improve hardness and adhesion) on the lm topography and bonding was determined by AFM and XPS, respectively. I t w as found that direct H plasma exposure exerted a signicant eect of surface roughness of the lm (rms 111 ; a vr 87 ) and bonding type (higher Si-O vs. Si-C bonding percentage). The structure and properties of various PECVD deposited capping layers were also studied, as was the interface between the porous dielectric and Ta, Ta N (PVD deposited diusion barriers) and Cu after annealing at 200-700 C. The 200 C and 500 C annealing treatments did not indicate any diusion of Cu or Ta i n to the porous lm, as determined by AES and SIMS. However the 700 C anneal resulted in complete Cu penetration into the porous lm, when deposited directly on it, whereas when a thin ( 50 ) T a N/Ta diusion barrier layer was interposed between the Cu and the porous lm, the Cu penetration was insignicant. Hybrid-organic-siloxane-polymer (HOSP), a representative spin-on-glass low-k material, was etched in CHF plasma while ions were incident on the substrate surface at specied angles under the practical conditions of plasma etching. HOSP lms contacting another HOSP bottom surface at dierent angles were placed in a Faraday cage, which allowed ions to travel in a pre-determined direction independent of the substrate alignment in the cage, and then the lms were etched in CHF plasma at 5mTorr while the bias voltage was varied between -100V and -400V. As a whole, the etch yield, dened as the etch rate/incident ion, showed a cosine dependency on the ion angle. However, the etch yield slightly deviated to higher values from those predicted by the cosine-dependency curve when the ion angle was lower than 80 , and fell below the cosine curve at angles higher than 80 . To understand the dierent behaviors of the etch yield depending on the ion angle, we analyzed the lm surface after etching at two dierent angles, 70 and 90 , representing the low and the high angle regions respectively. A tomic force microscopy (AFM), Auger electron spectroscopy (AES), and X-ray photoelectron spectroscopy (XPS) were used for the analysis. The surface of HOSP lm was rougher after etching at 90 than at 70 , and the dierence in the surface roughness increased with the bias voltage. A thick uorocarbon surface layer was observed on the HOSP lm after etching at 90 , and the layer formation was enhanced at high bias voltages due to the redeposition of particles emitted from the bottom surface. When the HOSP lm etched in CHF plasma was subsequently exposed to O plasma for ashing, the lm surface became much rougher than before the exposure, except for when the lm was etched at 70 and at low b i a s v oltages. We h a ve studied Jet Vapor Deposited (JVD) silicon nitride MNSFETs and compared their degradation under identical eld conditions with conventional MOSFETs. The devices used in this study are n-channel transistors. The thickness of the gate dielectric is 3.9 nm for MOSFETs and 3.1 nm for nitrides. The technology used for both devices is same except the dielectric deposition process. Silicon nitride is deposited using jet vapor deposition technique, whereas the oxide is thermally grown at 850 C. In this work, the evolution of the interface state density with stress for both nitrides and oxides is systematically investigated. Charge pumping method at 1 MHz is used to calculate . W e h a ve observed that in both oxide and nitride device, the degradation is higher under negative gate polarity. Also, in case of nitrides, the degradation in is always lower as compared to oxides for both positive and negative stressing. The results are analyzed in detail with the well-known hydrogen transport and trapped-hole recombination models. We conclude that trapped hole recombination is the more dominant mechanism of degradation.
MODIFICATION OF LOW-k MATERIALS FOR ULSI
SURFACE PROPERTIES OF LOW-k HYBRID-ORGANIC-SILOXANE-POLYMER (HOSP) FILMS ETCHED WITH IONS OF
The devices under real operating conditions are subjected to bipolar or AC stress rather than DC conditions normally used for such degradation studies. This paper presents results using AC stress experiments on these ultra thin oxide and nitride MOS transistors. The frequency, peak-to-peak voltage and oset voltage of the applied AC signal are some of the parameters that are varied. Detailed characterization results and an analysis of the same will be presented.
SYNTHESIS AND CHARACTERIZATION OF METHYL-TRIETHOXYSILANE BASED LOW PERMITTIVITY (LOW-k) POLYMERIC DIELECTRICS. Z. Gu, Department of Chemical
Engineering; R. Jeyakumar, S. Sivoththaman, A. Nathan, Department of Electrical and Computer Engineering, University o f W aterloo, Waterloo, Ontario, CANADA. Low-permittivity (low-k) polymeric dielectrics are potentially very attractive a s i n terconnection materials in a wide range of semiconductor structures. In this work, a low-k polymeric material has been synthesized using methyltriethoxysilane as base material, and the material properties have b e e n c haracterized. The material synthesis was carried out using an experimental set-up that performed reuxing, hydrolysis, agitation, and polymerization steps. The nal product is a high-owing brownish liquid, that is spin-coatable to yield uniform lms after coating and curing treatments. The lm properties were studied by structural and electrical characterization. Test structures on silicon were fabricated to measure the dielectric constant (k) of the material. The values of k were found to be in the range of 1.9 -2.7 (at 1 MHz) for annealing temperatures 250C -450C. The annealed lms as well as the initial material were found to be very stable. Fourier Transform Infrared (FTIR) spectroscopy w as used for the structural characterization. Prominent peaks, (Si-CH3 stretch, Si-O stretch, Si-C, etc.) are are observed and their dependence on lm annealing conditions as well as material formation conditions will be discussed. In addition to the electrical and structural properties of the lms, the paper will also report on integration-related issues such a s planarization, lm-stress, etc. Hydrogen silsesquioxane (HSQ) is a very promising polymeric dielectric with a low permittivity(k). However, higher curing temperatures and presence of oxygen tend to increase the k. In this work, the eects of an ion-accelerated hydrogen plasma exposure, lm annealing temperature, and annealing ambient on the permittivity and structural properties of HSQ low-k dielectric lms have been investigated. Experiments were performed on test structures fabricated using spin-coated HSQ low-k lms. The lm curing temperature was varied from 275C to 575C. The k values were found to be increasing with increasing curing temperature, and stayed below 3.2 for temperatures up to 400C. Fourier transform infrared (FTIR) spectroscopy showed a reduction in intensity of Si-H peaks with increasing temperature. The presence of oxygen in the curing ambient was also found to have a strong inuence on the dielectric constant a s well as in the intensity of Si-H peaks with the reduction in Si-H peak intensities starting to occur at lower temperatures ( 300C Carbon nanotubes (CNT) are among the candidates for atomic force microscopy probes for use in high aspect ratio critical dimension metrology (CDM). Their mechanical strength at small diameters makes them ideal high resolution probes for narrow and deep features. The synthesis of CNT has been making great progress in recent y ears. The use of CNT in scanning probe microscopy, h o wever, has been limited due to a number of problems. While the CNT probes generally appear to be long lasting, the manufacture of precisely aligned CNT of dened length, diameter and number of walls poses a number of challenges. Yet, such precisely dened CNT probes appear to be required if the cantilevers are to be used for CDM. Our results demonstrate, for example, that the attachment angle of CNT with respect to the cantilever beam is crucial for their application in CDM. We report about our eorts to overcome these problems by growing well-dened CNT on standard Si cantilevers. Si/Ge strained heterostructures have been widely investigated for various applications in the eld of electronic and optoelectronic devices due to the compatibility with well-known Si technology. W e investigated the eect of dry thermal oxidation and post-annealing of a graded SiGe layer. To reduce the Ge pileup eect during the thermal oxidation, the SiGe layer was deposited with the graded composition of Ge. The composition and the microstructure of SiGe heterostructures were investigated using a secondary ion mass spectrometry (SIMS) and a transmission electron microscopy (TEM). After dry thermal oxidation at 900 C, the Ge composition in pileup layer was signicantly reduced and strain relaxation by defect formation was prevented due to the graded Ge distribution. To homogenize the Ge distribution between pileup layer and remaining SiGe layer, the oxidized layers were post-annealed at 900 C, and thereby a SiO /SiGe interface with good structural properties was obtained. The homogenization is signicantly enhanced by strain-induced diusion, and it was conrmed by uphill diusion of Ge. This result can propose an alternative o xidation method of strained SiGe/Si heterostructures. lms on Si (100) using a Pulsed Laser Deposition Method. In this method we deposit a uniform lm of Cu/Mg (5-7%) alloy o ver Si (100) at room temperature using TiN as an intermediate buer layer. As a result of HRTEM (with spatial resolution of 0.18 nm) and STEM-Z investigations we observed that when this lm is annealed at 500 C (in a controlled oxygen environment), in less than 30 minutes time, all the Mg segregates at the top and at the bottom surface of Cu. This is understood to be the consequence of lower surface energy of Mg. At 500 C Mg is quite sensitive t o o xygen and a thin layer of MgO is immediately formed at the top surface, we also observed a thin layer of MgO at the Cu/TiN interface. Thickness of the upper MgO layer was found to be 15 nm while that of lower layer was 10 nm. Lower MgO layer acts as a diusion barrier and inhibits the diusion of Cu in the system. Upper MgO layer acts a passivating layer and improves the quality of copper against oxidation. Electrical resistivity measurements (in the temperature range 12-300 K) showed MgO/Cu/MgO/TiN/Si (100) sample to be highly conducting. We also observed that the resistivity of the system is insensitive t o a m bient oxygen environment. Self-aligned MgO (100) Recently there have been attempts to look beyond Cu and some Cu alloys have been proposed for future interconnects. In this study, the viability of Cu-Ag alloy a s a p o s s i b l e i n terconnect is explored since it is the only alloy which g i v es a lower resistivity and possibly good reliability as compared to pure Cu. The sputter deposited Cu/Ag alloy lms have b e e n c haracterized in terms of resistivity, composition, microstructure, adhesion, electromigration lifetimes and electromigration activation energy calculations. The Cu/Ag alloy lms were deposited by sputtering Cu/Ag alloy targets of dierent compositions. The lms were annealed in-situ in vacuum at 400 C for 30 minutes. The resistivities for the as deposited and annealed lms were relatively higher and lower respectively at all Ag concentrations. The microstructures of the lms were evaluated and possible mechanisms for the resistivity decrease and electromigration resistance discussed. Adhesion of Cu-Ag alloy lms seemed to be poor when compared to Cu on Si oxide, but showed good adhesion with a Ta under layer. Interconnect structures were etched out with Ta/Cu and Ta/Cu-Ag bilayers for electromigration reliability testing. The accelerated lifetime tests were conducted by passing high density o f current through the structures while maintaining the test structures at a constant temperature by a temperature controlled hot and cold chuck system specially assembled for the purpose. The resistivity changes as a function of time at dierent temperatures are reported and analyzed and the activation energies for electromigration were determined. . It is obvious that the diusion kinetics of Cu is very dierent i n o xide and Si. In this work, we study the diusion behavior of Cu in low-k dielectric materials such a s B l a c k Diamond (Applied Materials Inc.) and CORAL (Novellus Systems Inc.). MOS structures with Cu (deposited by ionized metal plasma), low-k dielectric (Black Diamond, CORAL, etc.), and Si are fabricated. For comparison purposes, MOS structures using conventional silicon dioxide and silicon nitride are also fabricated. They are subjected to thermal annealing in the temperature range typically used for BEOL processes, for various times. Cu concentration and depth prole, both in low-k dielectric material and Si substrate, are studied using SIMS and TXRF analyses. The electrical stability of MOS structures with Cu contamination is studied using I-V and C-V measurements. A correlation between Cu contamination and MOS electrical stability will be established. Diusion properties of Cu in dierent l o w-k dielectric materials are compared and possible diusion mechanisms in these dielectric materials will be reported. Ta lms were grown by plasma-enhanced atomic layer deposition (PE-ALD) at temperatures from 20 C up to 500 C using TaCl as source gas and RF plasma-produced atomic H as the reducing agent. Post-deposition chemical analyses showed that the main impurity i s oxygen, incorporated during the air exposure prior to analysis. The lms had typically low C l c o n c e n tration below 1 at %. X-ray diraction shows broad diraction features, indicating that ALD Ta lms are composed of nanocrystals. The typical resistivity o f A L D T a lms was 150-180 cm, which corresponds to that of -Ta phase, for a wide range of growth parameters. The conformality w as up to 100% in trenches with aspect ratio of 15. The thickness per cycle, corresponding to the growth rate, was measured by Rutherford backscattering spectrometry and/or quartz crystal microbalance as a function of various key growth parameters, including TaCl and H exposure time and growth temperature. The maximum values of thickness per cycle were below 0.1 ML, due to the steric hindrance for TaCl adsorption. Based upon these results, the basic growth mechanisms for Ta PE-ALD are discussed. The diusion barrier properties of ALD Ta lms were investigated using bilayer structures consisting of Cu lms deposited by sputtering and ALD Ta o f v arious thickness on Si. Various analysis techniques were applied during heating, including X-ray diraction, elastic light scattering, and resistance analysis. The results were compared with Ta thin lms deposited by sputtering with comparable thicknesses.
A S T U D Y ON THE DRY THERMAL OXIDATION AND POST-ANNEALING OF A GRADED
DIFFUSION STUDIES OF Cu
THE EFFECTS OF NITROGEN ON ELECTRICAL AND STRUCTURAL PROPERTIES IN
TaSi N /SiO /p-Si MOS CAPACITORS. You-Seok Suh, Greg Heuss, Jae-Hoon Lee, and Veena Misra, Department of Electrical Engineering, North Carolina State University, Raleigh, NC. As gate oxide thickness decreases, the capacitance associated with the depleted layer at the poly-Si/gate dielectric interface becomes signicant, making it necessary to consider alternative gate electrodes. The search for metallic gates faces many c hallenges since they must have compatible work functions, process compatibility and thermal/chemical interface stability with underlying dielectric. Most metal gate electrodes studied to date suer from high temperature instability resulting in a degraded interface with the underlying dielectric. Our recent w ok has shown that TaSi N (Si Ta) workfunction of TaSi N is compatible with NMOS devices. In this work, TaSi N lms were deposited on the SiO gate oxides using reactive co-sputtering of Ta and Si target. The TaSi N gate electrodes with dierent compositions have been studied to investigate the eects of the nitrogen in the TaSi N gate on the electrical and structural properties. The role of nitrogen in the TaSi N gate was studied by comparing atband voltage and the equivalent o xide thickness with nitrogen. The thermal stability o f T aSi N on SiO stacks was studied at annealing temperatures of 700 C and 900 C in Ar. XPS and TEM analysis were performed to get the bonding information in the lms and interfacial reaction between TaSi N lm and SiO .
NON-DESTRUCTIVE MONITORING OF COBALT SILICIDE USING PICOSECOND ULTRASONIC MEASUREMENTS. Amit Nangia, T exas Instruments Inc, DMOS6, Dallas, TX; Chi-Kong Cheung, University of California, Berkeley, Dept of Chemical Engineering, Berkeley, CA; Niall McCusker, Rudolph Technologies, Flanders, NJ. Silicides in CMOS technology have historically been monitored by measuring sheet resistance at dierent stages of the metal-silicon reaction. Sheet resistance being destructive in nature, requires that these measurements be made on non-product wafers. As contacts continue to shrink in size with more stringent processing requirements, the use of a non-destructive technique to gauge the silicidation process directly on product devices becomes increasingly important. Elimination of non-production material also has processing cost and time reduction benets which can be signicant at 300mm diameter wafer fabrication. In this study, w e i n vestigated the use of picosecond ultrasonics to assess thickness and density of cobalt metal and silicide phases over the dierent stages of silicidation. An ultrafast optical`pump and probe' technique was used to excite the lm and measure change in optical reectivity as a function of time.
Samples of dierent thickness were measured after cobalt stack deposition, CoSi formation, cap layer strip and CoSi anneal. Models were developed to extract the thickness and density of the lms at each step, on both single crystal silicon and poly-silicon substrates. A correlation was obtained between sheet resistance and measured thickness for the dierent stages of the cobalt silicide formation.
SINGLE CRYSTAL TaN THIN FILMS ON TiN/Si HETERO-STRUCTURE. Haiyan Wang, Ashutosh Tiwari, Alexamder Kvit, Xinghang Zhang, Jagdish Narayan, Department of Materials Science and Engineering, North Carolina State University, Raleigh, NC. We h a ve successfully grown epitaxial cubic (B1-NaCl structure) tantalum nitride lms on Si (100) and (111) substrate using a pulsed laser deposition technique. A thin layer of titanium nitride was used as a buer medium. We c haracterized these lms using X-ray diraction, high resolution transmission electron microscopy and scanning transmission electron microscopy (Z-contrast). X-ray diraction and high-resolution transmission electron microscopy conrmed the single crystalline nature of these lms with cubic-on-cubic epitaxy. T h e epitaxial relations follow T aN(100) TiN(100) Si(100) on Si(100) and TaN(111) TiN (111) Si (111) on Si(111). We observed sharp interfaces of TaN/TiN and TiN/Si without any indication of interfacial reaction. We c hecked the diusion barrier characteristics of these lms by growing a thin layer of copper on the top and subsequently annealing the lms at 600 C. Even after annealing for 30 minutes we did not observe a n y diusion of copper in the system. Rutherford backscattering experiments showed these lms to be slightly nitrogen decient ( T aN ). High precision electrical resistivity measurements showed excellent metallic nature of these lms. We also tried to deposit TaN directly on silicon, the lms were found to be polycrystalline. In our method, TiN plays a key role in facilitating the epitaxial growth of TaN. This method exploits the concept of lattice matching epitaxy between TaN and TiN and domain matching epitaxy between TiN and Si. This work explores a promising way t o g r o w high quality T aN diusion barrier on silicon for copper interconnection. Co silicide has been a predominant candidate for deep sub-micron process technology owing to its low resistance, process compatibility and scalability. T h i s w ork investigates ultra-thin Ti underlayer assisted mediation of the phase formation for cobalt silicide and addresses the role of Ti in the various stages of the phase evolution. The Ti underlayer has been sputter deposited as a thin ( 20 ) amorphous layer prior to Co deposition. A rapid thermal anneal (490 C-650 C) is then implemented to initiate salicidation. Although the reaction sequence for Co silicide is Co-Co Si-CoSi-CoSi , the introduction of a very thin Ti underlayer alters this sequence, allowing CoSi to form directly below the Ti underlayer and a more Co-rich phase to form above the Ti underlayer. The thickness of the Ti underlayer also alters the initial phase formation and the reaction path for Co salicidation. In addition to mediating the reaction kinetics, there are practical advantages for Ti underlayer that mitigate some of the diculties of salicide processing. A cobalt self-aligned-silicide process has been widely used to realize high performance ultra-large-scale integrated (ULSI) circuits. As the dimension of ULSI devices continues to scale down, a junction leakage problem caused by a Co-silicidation process can be a key issue for the fabrication of next generation integrated circuits. However, the precise leakage model remains still unclear due to the complex characteristics of the junction leakage. In this work, two-dimensional (2D) junction proling using transmission electron microscope (TEM) combined with selective c hemical etching is used to investigate the junction leakage mechanism in p+/n and n+/p shallow junctions which w ere fabricated using the Co-silicidation and shallow trench isolation (STI) processes. To directly reveal 2D proles in the junctions, ion-milled cross-section thin foil specimens are chemically etched using a mixture of HF, HNO , and CH COOH. TEM and TSUPREM-4 simulation results show that a decrease in the Si interstitials near the edges of the active regions causes junction proles to bend upward near the active edges, namely, the formation of shallower junctions in these regions. Based on the TEM and electrical results, it is suggested that abnormal junction proles near the edges of the active regions could be a main cause for the junction leakages in the silicided perimeter samples with the p+/n and n+/p junctions. NiSi is a promising silicide material due to one step low temperature formation, low resistivity and low Si consumption. To enhance the phase stability of NiSi, addition of Pt has been shown to form Ni(Pt)Si up to 900 C [1]. The application of Ni(Pt)Si onto devices at silicidation temperatures above 700 C has also been demonstrated [2] . The issue of agglomeration and layer inversion has remained critical since conductivity of thin silicide lms is sensitive to the degradation of the lm morphology. The purpose of this work is to study the morphology degradation that includes agglomeration and layer inversion of NiSi and Ni(Pt)Si. Rutherford Backscattering Spectroscopy (RBS), Scanning Electron Microscopy (SEM), Cross Transmission Electron Microscopy (XTEM) and electron diraction analysis were employed. Layer inversion leads to the reversal in position of polycrystalline silicon (poly-Si) and silicide. It was found that the addition of Pt has led to an improvement in the agglomeration behavior of NiSi but have little inuence on the layer inversion on the undoped poly-Si. Suppression of layer inversion was attained by silicidation on Phosphorus doped poly-Si or with the use of thin Ni(Pt) ( 10 nm). The agglomeration behavior and layer inversion are discussed in terms of the controlling factors of grain boundary energy and interface energies. and eventually lead to electrical failure of the lines. The damage bears no resemblance to typical electromigration damage generated by D C testing conditions and is probably caused by thermal fatigue. Because of Joule heating in the interconnects, the alternating currents used in these studies (rms 10-15 MA/cm ) generate temperature swings as large as 150 C which cause thermal mechanical strain cycles and the creation of fatigue damage within as few as 10 cycles. The formation of the fatigue damage is not hindered by the presence of soft encapsulating lms, such as a polymer-based low k dielectrics. Since the temperature swings generated by the tests are not much larger than those expected in devices during use, thermal mechanical fatigue may become a serious reliability threat in Cu-based devices with soft interlevel dielectrics. We will present results on the eect of the current density (or temperature amplitude), grain orientation, and encapsulating layers on the formation of fatigue damage and the time to cause an electrical failure. In addition, the damage accumulation process, including the formation of cracks, will be described. Presently, most modeling and experimental analyses for circuit-level interconnect reliability focus on straight stud-to-stud test lines. However, in reality, m ultiple segments of straight-lines are connected at junctions in integrated circuits. An interconnect tree has been dened as a unit of continuously connected high-conductivity metal lying within one layer of metallization. Standard reliability-assessment methods are based on analysis of individual segments, using the results from straight junction-free lines rather than trees. This method is generally inaccurate as material within an interconnect tree can diuse freely among connected segments, and the stress evolution in dierent segments of a tree is coupled. Tree-based experiments and assessment methodologies have been developed for Al-based interconnects. However, experiments have not been previously carried out on Cu-based interconnect trees. Electromigration experiments have been carried out on simple Cu dual-damascene interconnect tree structures consisting of straight stud-to-stud lines with an extra via in the middle of the line. As with Al-based interconnects, the reliability of a segment in this tree strongly depends on the stress conditions of the connected segment. Beyond this, there are important dierences in the results obtained under similar test conditions for Al-based and Cu-based interconnect trees. These dierences are thought t o b e associated with variations in the architectural schemes of the two metallizations. The absence of a conducting electromigration-resistant overlayer in Cu technology, and the possibility of liner rupture at stressed vias, lead to important dierences in tree reliabilities in Cu compared to Al. Although liner rupture may increase the reliability o f the structure locally, it can lead to a globally reduced lifetime of the circuit. This work demonstrates that while segments are not the fundamental reliability unit for circuit-level reliability assessments for Al Cu, vias, rather than trees, might be the appropriate fundamental units for assessment o f C u r e l i a b i l i t y. Among the transition metal nitrides, titanium nitride (TiN) has been widely used as a diusion barrier in ultra large scale integrated devices. Barrier layers were deposited predominantly by the physical vapor deposition (PVD) and chemical vapor deposition (CVD) techniques, but they suer from the poor step coverage and have limited their applicability in the new generation of integrated circuits with very high aspect ratio structure and shrunken device dimension. Atomic layer deposition (ALD) is a new deposition technique to improve the combined problems of PVD and CVD methods. Many researches have been carried out to grow TiN, mainly using halide precursors, by ALD method. However, the lms grown by ALD method using halide precursors has some problems such a s v ery low growth rate and high chlorine contents which m a k es ALD dicult to be applied in an industrial device process. Therefore, in the recent, many experiments have been performed to alternate halide precursors with metal organic precursors. In this study, TiN lms grown by metal organic ALD (MOALD) method using tetrakis-dimethylamino-titanium (TDMAT) and terakis-diethyl-amino-titaninm (TDEAT) as Ti precursor and NH as reactant g a s h a ve b e e n investigated. A critical technological benchmark of the SiGe HBT is its maximum oscillation frequency fmax, which is dependent on the base sheet resistance of the transistor. Reduction of the base sheet resistance results in a higher operating frequency. H o wever, the peak boron concentration in the base is limited by boron out-diusion. Incorporation of carbon into the SiGe has been shown to reduce this B out-diusion. These properties often require SIMS characterization for measuring the changes in the B distribution with growth and anneal, as well as determining the substitutional C concentration. The depth prole characterization by SIMS however, demands carefully set analytical protocols involving standards calibrated by other techniques for accurate quantication. In addition, the requirement to measure layer thicknesses or junction depths makes achieving good depth resolution during the analysis also important. A high dose C implant across the interface between an RBS-calibrated, B-doped SiGe epi layer and the Si substrate was prepared as a quantication reference material to characterize SiGeC:B epitaxial lms. The protocol developed using a series of SiGe samples implant e d w i t h v arious elements provides concentration determinations for these elements with an accuracy of 5-10%. Several experimental conditions show t h a t a l o w energy oxygen primary ion beam has to be used to measure an accurate B distribution in the sample, which is often used to determine the base layer thickness. Although Cs primary ion bombardment allows the accurate quantication of total B, C, O, P and Ge, using ion yield corrections, in a single analysis for cost eectiveness, the oxygen bombardment i s necessary to obtain better depth resolution. A second part of this presentation focuses on siliconoxynitride-SiON gate dielectrics. As the thickness of these gate dielectrics is reduced, the demands on the analytical techniques used to characterize these lms have increased.
A S T U D Y OF LEAKAGE CHARACTERISTICS IN SILICIDED
ON THE MORPHOLOGY CHANGES OF Ni-AND
COMPARISON OF TiN THIN FILMS DEPOSITED BY METAL ORGANIC ATOMIC LAYER DEPOSITION (MOALD) USING
The characterization of the SiON lms, which currently range from 1-5nm thickness and 1-25 atom% N, necessitates a combination of near surface characterization techniques and reference materials. Currently, Nuclear Reaction Analysis (NRA) is used in the calibration of reference materials; X-ray Photoelectron Spectroscopy is used measure total N concentration and thickness using these reference materials, and SIMS is used in combination with results of XPS to determine the nitrogen distribution. resulting across-wafer thermal gradient osets the eects of preferential edge deposition on within-wafer thickness uniformity. Accurate estimation of substrate thermal response and silicon nitride deposition rate dependence on temperature and process chemistry allow for precise calculation of temperature setpoints for best uniformity. Both of these requirements are met using Adaptive Real-Time Temperature control and associated silicon nitride deposition models. There is a tremendous interest in determining the Si/SiO interface roughness, which is believed to account for the degradation of the eective mobility o f a n i n version layer at high transverse eld. Two parameters are necessary to characterize the interface roughness: the rms-roughness 1, and the correlation length 3. For the rst time, we demonstrate that ultra-high vacuum scanning tunneling microscopy (STM) can be used to directly examine the Si/SiO interface and extract 1 and 3 simultaneously from the topography. T h e rms-roughness 1 can be acquired from the Gaussian t of the asperity height distribution, and the correlation length 3 is obtained from an exponential t to the in-plane autocorrelation function. A smooth wafer and a rough wafer have been examined, both with a nominally 1nm gate oxide grown at 1000 C by standard industry procedure. We nd 1=0.111nm and 3=2.605nm for the smooth wafer and 1=0.285nm and 3=2.416nm for the rough one. These results are consistent with those extracted from annular dark eld scanning transmission electron microscopy data and X-ray diraction data taken on similarly processed wafers. Among the main performance limitations of oating gate nonvolatile memory devices, such as ash memories and nanocrystal memories, are the long program time ( 1 s) and erase time ( 1 ms) achievable v i a a F owler-Nordheim tunneling mechanism for charging of the oating gate through a homogeneous tunnel barrier. An interesting alternative to homogeneous dielectric tunnel barriers is a silicon compatible layered tunnel barrier, which enables a large drop in the barrier height with applied voltage. We h a ve correlated dielectric constants and band osets with respect to silicon in order to help identify possible materials from which to construct these layered barriers. Based on this survey, w e h a ve determined that some of the most promising materials heterostructures are Si N / Al O / Si N and ZrSiO / Al O / ZrSiO . We h a ve fabricated the metal-insulator-semiconductor layered barrier structure of Si N / Al O / Si N on silicon. The Si N was made by l o w-pressure chemical vapor deposition at 700 C, while the Al O was made by atomic layer deposition using sequential exposures of trimethylaluminum and H O at 300 C. High-temperature annealing was found to greatly reduce the leakage currents and thus enhance the barrier lowering. We h a ve also fabricated single-layer barriers of Al O and double barriers of Si N / Al O . A comparison of the current-voltage (I-V) and capacitance-voltage (C-V) characteristics of these structures will be discussed. The I-V measurements that were performed on dielectrics that were deposited on degenerately doped n and p silicon in order to minimize band-bending. To assess the electrical performance of our layered tunnel barriers, we performed simulations with heterostructure amorphous dielectrics on Si(100). Tunneling probability simulations for layered tunnel barriers are performed using an eective-mass model. With this theory we a r e a b l e to predict the I-V curves for our tunnel barriers and can determine if barrier lowering has been achieved. In addition to electrical characterization, values of the band osets for Al O and ZrSiO relative t o n -t ype silicon will be presented. These values are found by ballistic electron emission microscopy (BEEM) and by photoconductivity measurements that utilize a variable energy tunable light source. We h a ve i n vestigated the diusion characteristics of copper in nanocrystalline, polycrystalline and single crystal TiN thin lms, which is being used as a diusion barrier for sub-quarter-micron metallization. These lms were synthesized on Si 100 substrate by rst ablating amorphous TiN and then ablating amorphous copper targets using Pulse Laser Deposition. The three dierent crystal structures of TiN were achieved by growing the lms at dierent substrate temperatures, where higher temperatures ( 650 C) leads towards epitaxy. Then a uniform thin layer of copper was deposited at room temperature for all the three depositions above. Each sample is annealed at three dierent temperatures (400 C, 500 C and 600 C) to study the diusion barrier characteristics of TiN. Study of diusion prole and the copper concentration measurement w ere performed using Scanning Transmission Electron Microscopy-Z contrast (0.16nm resolution), Secondary Ion Mass Spectroscopy, Electron Energy Loss Spectroscopy and Rutherford Backscattering Spectroscopy t e c hniques. These data were used to plot the measured concentration of copper with respect to the temperatures for the three crystal structures of TiN to calculate the diusion coecients and were compared to study the eect of microstructure of TiN thin lm on the diusion of copper after annealing.
TRANSPORT P R OPERTIES OF HETEROSTRUCTURE
EFFECT Integration of self-aligned metal silicide into metal-oxidesemiconductor transistors in 100 nm and beyond technology nodes is crucially dicult in order to achieve l o w sheet/contact resistance on ultra-shallow junction source/drain as well as narrow gate. CoSi silicide, in comparison with TiSi and NiSi, is advantageously attractive in terms of low sheet resistivity, independent formation on narrow gate length, suitable formation temperature in control of ultra-shallow junctions and thermal stability a s w ell as readily epitaxial growth to improve contact resistance. We studied extensively the formation of ultra thin CoSi silicide with/without an applied Ti mediating or capping layer by using rapid isothermal and isochronal annealing in N ambient. Four-point-probe sheet resistance measurements and electron microscopy w ere used to characterize the ultra-thin silicide lms as well as their formation kinetics. We found that the formation temperature of CoSi and CoSi as well as their existing duration are strongly inuenced by the presence of an applied Ti mediating or capping layer. Under Ti capping, Co directly reacts with Si substrate in a way similar to a single layer Co silicidation. However, Ti capping favors the formation of CoSi and the diusion of Ti from the capping layer delays the phase transformation of CoSi into CoSi from 525 C to 675 C. An applied Ti mediating layer acting as a diusion barrier suppresses the supply of Co so that it limits the formation of high Co concentration silicide CoSi but favors that of low Co concentration silicide CoSi under a Co diusion-controlled process. Electron microscopy studies indicate that CoSi formed with an applied Ti mediating layer exhibits better epitaxial characteristics.
FUNDAMENTAL BEAM STUIDES OF RADICAL ENHANCED ATOMIC LAYER DEPOSITION OF TITANIUM NITRIDE.
Frank Greer, D . F raser, J.W. Coburn, and David B. Graves, U.C. Berkeley, Dept of Chemical Engineering, Berkeley, C A . Atomic Layer Deposition (ALD) has been proposed as one way t o deposit highly conformal thin lms for copper diusion barriers due to the self-limiting, layer-by-layer growth that can be achieved with this technology. One problem with thermally activated ALD is that the deposition temperatures that are required to achieve reasonable growth rates and good quality lms with low impurity c o n c e n trations can be relatively high. This may m a k e the integration of these barrier lms with temperature-sensitive lms, such as organic low-k lms, impossible. One potential alternative to thermal ALD is to use more reactive species such as radicals to catalyze lm deposition at lower substrate temperatures. In this work, TiN lms are deposited using Radical Enhanced Atomic Layer Deposition (RE-ALD) using separate, alternating pulses of TiCl4 and various combinations of hydrogen and/or nitrogen radicals with or without additional pulses of NH3. By directing independent beams of each of these species at a given surface (in this case, silicon coated on Quartz Crystal Microbalances), kinetic parameters of interest such as the sticking and reaction probabilities of these species have been measured as a function of surface temperature, and will be used to predict the conformality of lms deposited using RE-ALD in features of arbitrary aspect ratio. Ex-situ XPS analysis of the deposited lms will be presented, paying particular attention to the low residual chlorine content that can be achieved with sucient h ydrogen radical exposure ( 0.3%) at deposition temperatures as low as 100 C. In-vacuo Auger Electron Spectroscopy lm composition measurements will be presented from dierent stages during the deposition process. Various measurements of the lm quality will also be presented including the lms' resistivity and crystallinity. The interface between Cu and barrier layer is important k ey to the CMOS copper interconnection. An ideal interface of Cu/Barrier metal h a s t o b e d e v eloped to form a uniform and homogeneous copper grain layer in order to suppress the interfacial electromigration of copper. In this study, a TiN layer with a thickness of 800 was deposited onto a typical dielectric SiO layer using conventional Physical Vapor Deposition technique. On the barrier layer, a 200 layer of copper was, then, sputtered at room temperature. Afterwards, low temperature annealing for Cu/Barrier metal interface was carried out at 350 to 550 C for 30 to 60 minutes in order to form a uniform interface and to reduce residual stress in the layers formed during deposition. We h a ve systematically studied the wetting and agglomeration of copper layer on TiN substrate and the texture of Cu lm using Transmission Electron Microscopy (TEM) and X-ray Diraction (XRD). It was found that the better wetting interface and less copper agglomeration occurred during low temperature annealing, and the roughness of the Cu/TiN interface increased with the annealing temperature. It was also found that the (111) copper texture formed during deposition and the degree of the texture decreased with increasing of annealing temperature and time. The result showed that the electromigration of copper in CMOS interconnects was related with the microstructure of Cu/barrier interface, in turn, with the annealing procedures. The relationship between electromigration resistance and texture degree of copper is reported in this paper. Micro-Raman technique was used to investigate vibrational properties of NiSi thin lms formed on three dierent substrates: unimplanted (100) Si, 20-keV BF -implanted (100) Si, and 20-keV B -implanted (100) Si. Nickel lms, 30-nm thick, were deposited by sputtering technique and were subsequently rapid thermal annealed for 60 sec at 500-800 C for silicidation. Secondary ion mass spectroscopy w as employed to study dopant redistribution during silicidation. Raman spectroscopy w as performed in backscattering geometry corresponding to either z(xx), z(xy) or z(yy) conguration. Raman spectroscopy was also performed on NiSi powder to identify various phonon modes associated with dierent selection rules of group theory. E i g h t characteristic phonon peaks of NiSi phase were identied of which four at 214-cm , 288-cm , 360-cm and 397-cm were assigned to A phonon modes, the two at 197-cm and 332-cm to B phonon modes and the remaining two at 255-cm and 314 cm to either B or B phonon modes. It was found that Raman peaks of NiSi thin lms formed on BF implanted substrate were broader and shifted to lower frequency side compared to lms formed on other substrates. The broadening of the Raman peaks in these lms, which also exhibit much improved thermal stability, is attributed to small grains resulting probably from uorine segregation to grain boundaries and interface. SIMS analysis showed that uorine preferentially segregates to silicide lm with an estimated concentration of about 1-3 atm %. It is proposed that in addition to grain boundary segregation, some structural modication in silicide lm is induced by the presence of excess uorine inside the grains, resulting in shift of phonon peak positions.
Abstract Withdrawn.
OPTIMIZATION OF ULTRATHIN ALD TANTALUM NITRIDE FILMS FOR ZERO-THICKNESS LINER APPLICATIONS.
Oscar van der Straten, Yu Z h u, Eric Eisenbraun, Alain Kaloyeros, UAlbany Institute for Materials, Albany, NY. A metal-organic atomic layer deposition (ALD) tantalum nitride process has been demonstrated for zero-thickness liner applications in advanced copper metallization schemes employing a commercial ALD reactor. This process employs a liquid tantalum source (tertbutylimido trisdiethylamido tantalum -TBTDET) and ammonia as the reactants. Key functionality data addressing the self-limiting nature of ALD lm growth with respect to key process parameters including substrate surface exposures to TBTDET and ammonia will be presented. Surface roughness data as well as conformality data of ALD tantalum nitride in high aspect ratio structures as measured by atomic force microscopy (AFM) and transmission electron microscopy (TEM), respectively, will also be presented. Results of research t o evaluate the barrier performance of thermally and bias stressed Cu/ALD tantalum nitride stacks using both compositional and electrical measurements will be discussed, as will limiting barrier thickness metrics and determination of the barrier failure mechanisms. In the eld of at panel displays, the current leading technology is the Active Matrix liquid Crystal Display; this uses a-Si:H based thin lm transistors (TFT) as the switching element i n e a c h pixel. However, under gate bias a-Si:H TFTs suer from instability, as is evidenced by a shift in the gate threshold voltage. Two possible sources of this instability are the creation of midgap states in the a-Si:H channel and charge trapping in the gate insulator. The shift in the gate threshold voltage is generally measured from the gate transfer characteristics, after subjecting the TFT to prolonged gate bias. However, a major drawback of this measurement method is that it cannot distinguish whether the shift is caused by t h e c hange in the midgap states in the a-Si:H channel or by c harge trapping in the gate insulator. In view of this, we h a ve d e v eloped a capacitance-voltage (C-V) method to measure the shift in threshold voltage. We e m p l o y Metal-Insulator- Semiconductor (MIS) structures to investigate the threshold voltage shift as they are much more simple to fabricate than TFTs. We h a ve investigated a large of number Metal/a-Si:H/SiO /Si and Metal/a-Si:H/Si N /Si structures using our C-V technique. From, the C-V data for the MIS structures, we h a ve found that the relationship between the thermal energy and threshold voltage shift is similar to that reported by W ehrspohn et al in a-Si:H TFTs (J Appl. Phys, 144, , 2000) . The a-Si:H and Si N layers were grown using radio-frequency plasma-enhanced chemical vapour deposition and the SiO was deposited thermally. We are presenting results of the investigation of SiC/metal interfaces interesting for device applications. X-ray and ultraviolet photoemission spectroscopy (XPS, UPS) combined with multi-step in-situ thin lm growth were used for the determination of the electronic structure and interface chemistry of these systems. In our experiments, the interface was built up in a number of deposition steps during which the metal was grown on SiC substrates. During the growth procedure, the sample surface was characterized by XPS and UPS before deposition and after each deposition step. The resulting set of spectra allowed detailed insight i n to the interface formation. Injection barriers, band bending and interface dipole were determined as well as the chemical structure of the interface. High stresses can develop in back-end interconnect structures (BEIS) of micro-electronic devices during thermal excursions because of the large dierences in thermal expansion coecients (CTE) between Si, the interlayer dielectric (ILD) and the interconnect lines. These stresses may induce local plasticity, creep or interfacial sliding within the interconnect structure. These eects are expected to become more prominent with decreasing line dimensions, and increasing ILD compliance, necessitating fundamental studies of the involved deformation mechanisms. Here we report the results of atomic force microscopy (AFM) studies of plastic deformation and interfacial sliding in stand-alone copper interconnect lines on Si, and single and bi-layer Cu-low K ILD structures on Si. The AFM measurements demonstrated that plasticity o f i n terconnect lines, accommodated by diusionally-controlled interfacial sliding occurs in the interconnect structure, resulting in dimensional instability. F urther, studies of the cross-section of a BEIS showed evidence of distortion due to thermal cycling. To understand the mechanism of interfacial sliding, creep experiments were conducted on model planar interfaces between Al and Si, where the kinetics of diusionally accommodated sliding at an interface loaded in shear was determined. A creep law to describe this phenomenon is proposed, and the role of interfacial morphology is discussed. It is suggested that future micro-mechanical models of BEIS must incorporate interfacial sliding in order to capture all the operative deformation mechanisms. This research w as supported by NSF grant #DMR 0075281 and an SPAWAR Graduate Student Fellowship. Fitting the I-V data to the conventional diode equation, the diode ideality factor was found to be about 8 for bias 0.5 V (about 50 for bias 5 V) at forward bias and nearly 1 for 0.5 V at reverse bias. As the temperature decreases, at both forward and reverse bias increases. At reverse bias, ( -1) is inversely proportional to temperature and the reverse current exceeds forward current at small biases. These results thus suggest dierent current transport mechanisms operating across the PS/c-Si junctions under forward and reverse biases. We found that the barrier height measured from I-V data for 0.5 V is higher for forward bias than that for reverse bias. For high reverse biases ( 5 V), the reverse current increases slowly following ln V law. Considering the inhomogeneous nature of PS layer and large DOS distributed spatially as well as energetically, w e tried to explain our I-V results on PS/c-Si junctions by a m ulti tunneling-recombination model for forward bias while carrier generation-recombination and barrier lowering eects for reverse bias.
THE USE OF C-V TECHNIQUES TO INVESTIGATE
ELECTRONIC TRANSPORTS ACROSS POROUS
NEW TECHNOLOGIES FOR SOLAR GRADE SILICON PRODUCTION. Sergey Karabanov, Ryazan Metal Ceramics Instrumentation Plant JSC, Ryazan, RUSSIA. The paper deals with the analysis of dierent methods for solar grade silicon production: -traditional silane technology, -direct carbothermic reduction of silicon from SiO -chlorine free alkoxy silane technology, -silicon production from uorides. The experimental researches resulted in the development of the technology for solar grade silicon production using the method of carbothermic reduction with the subsequent cleaning. Thickness distribution of poly-silicon thin-lm was investigated by phenomenological and elementary reaction analysis in a longitudinal type CVD reactor of 6 manufacturing scale for the rst time. Sample wafers were fully charged on the quartz boat and the 100% SiH and 0.8% PH gases with nitrogen carrier gas were introduced from the bottom of the reactor. The deposition temperature and pressure were 550 C and 100Pa, respectively. The thickness prole was measured with a spectroscopic ellipsometer. To analyze the experimental result phenomenologically, c o n c e n tration distributions of lm precursors were examined by solving basic diusion equation for the CVD system. The analytical solution was a modied Bessel function and the experimental thickness distribution can be simulated very well with this solution by optimizing , the sticking probability of lm precursors. Three kinds of lm precursors with dierent sticking probabilities were found to contribute the poly-silicon deposition. They are SiH gas with the sticking probability 1 1 0 , and two kinds of radical species with 7 10 and 5 10 , respectively. Subsequently, elementary chemical reaction analysis of poly-silicon CVD process was performed based on elementary reaction mechanisms using ChemKin and two c hemical species, SiH and Si H , were identied as the possible candidates for the radicals. According to these analyses, the basis deposition of poly-silicon lm is due to the source precursor, SiH , and the prole is almost at because of its extremely low sticking probability. While the generation rate of SiH from the SiH gas is very low, the extraordinary deposition around the peripheral region of wafers is explained by the large sticking probability of SiH . This result is important not only for improving the growth rate uniformity on the wafers, but for the lling up of poly-silicon into a high aspect ratio trenches and via-holes, and will contribute to the improvement of device performances.
PERIODIC HEATING IN SLSI. Kal Renganathan Sharma, Vellore Institute of Technology (Deemed University), Vellore, Tamil Nadu, INDIA. The temperature of the surface of the IC chip used in VLSI/SLSI undergoes (BSL, 1960) a periodic varition by virtue of the uctuations in the current passing through as a result of the arithmetic operations. Take the surface of the board to be a plane we nd an expression for u=(T -Tavg)/(Tmax -Tavg) as a function of z, t (the time measured after T=Tmax at z=0), and w (the frequency of uctuations that are assumed to be sinusoidal). By postulating a solution in the form of complex temperatures and using separation of variables, De Movrie's theorem the real part of the temperature may lend itself to an expression for T. However, the parabolic equations that are used in this problem imply a innite speed of propagation of heat. This can be corrected by the hyperbolic wave propagative equations. Using the hyperbolic partial dierential equations the However, there are some disadvantages associated with them. The key disadvantage is aluminum junction spiking caused by aluminum diusing down into the silicon substrate and silicon diusing up into the aluminum plug, due to a poor titanium nitride (TiN) barrier. The tungsten plug process is mainly used for 0.5mm and smaller technologies. Titanium nitride barrier material plays an important role as an underlayer for tungsten plugs to prevent the tungsten hexauoride (WF6) from attacking the titanium (Ti) lm. The role of the TiN barrier is to retard or prevent diusion of the materials that the TiN layer separates. All TiN barriers are not perfect and have limited thermal budgets. Some TiN barriers may not be suitable at via levels because of high deposition temperature or chemistry. I n t h i s work, the authors investigated the TiN barrier lm properties with respect to nitrogen ows at two dierent p o wer set points and argon gas ows. Dierent experiments were performed to understand the properties of the TiN lm with respect to process variables. Changes in stress of dierent TiN barrier lms were recorded for dierent process variables such as nitrogen gas ows, process powers, and chamber pressures. Also, the impact of Rapid Thermal Anneal (RTP) processing on the stress behavior of dierent TiN barrier lms was analyzed. The two-step approach results in a shift of the columnar grains as a result of stopping and reinitiating the deposition process. The shift in the columnar grains acts as a trap for any i n ter-diusion through the grain boundaries. Furthermore, the dual-or two-step barrier process provides a thicker sidewall and bottom TiN step coverage than a standard one-step barrier process, particularly for high aspect ratio conditions for contact and via openings.
SOLUTION-BASED PRECURSOR DELIVERY F OR COPPER
CVD. Lidong Wang, Greg Grin, Louisiana State University, D e p t o f Chemical Engineering, Baton Rouge, LA. We h a ve measured the growth rates for copper CVD using Cu(hfac)2 dissolved in isopropanol as the precursor delivery method. This approach oers the convenience and control associated with liquid precursor delivery, while avoiding the high melting point o f t h i s precursor. The new method provides similar growth rates to those observed using conventional delivery (i.e., sublimation of solid precursor), but these rates are achieved using a much l o wer partial pressure of precursor in the reactor. The deposition rate is initially rst-order with respect to precursor pressure, but saturates at high values. The rate is also rst-order with respect to hydrogen partial pressure. Increasing the hydrogen pressure also shifts the point a t which precursor saturation occurs. The isopropanol component h a s a smaller and more complex eect on the kinetics. Measurements of surface roughness and lm resistivity indicate that the initial lms are discontinuous (i.e., for lm thickness less than 100 nm). The lm properties also do not appear to depend strongly on the gas phase reactant composition. These results suggest that surface diusion is primarily responsible for initial lm morphology. is an direct outside manifestation of the existence of the net charge density as induced at the appropriate interface. This net charge density has been shown to be external bias dependent and its magnitude appears to be strongly related to the deposition method chosen of a given metal/ semiconductor junction formation. The induced, interfacial net charge density, provides the basis for the calculated eective density o f states, EDOS, of the pertinent c harge carriers, respectively. The deduced spectrum, a local quantity c haracterizing the charge distribution at the interface, extends over the semiconductor energy gap and is characterized by sharp spikes. The amplitude of spikes are periodically modulated and their envelopes appear as identical, lorentzian like curves. The nite number of lorentzians slightly overlap and are uniformly distributed over the energy gap, however the spikes density within each lorentzian monotonically increases on approaching the conduction band minimu m . I n t h i s w ork the question as to what extent the above described spikes densities, specifying the local eective density of gap states at the metal/semiconductor interface, could be associated with the Fermi level pinning position in silicon will be examined. Reactive ion etching (RIE) using uorocarbon is widely used to open contact holes due to its high anisotropic and selective silicon etching characteristics. However, the RIE process induces nonvolatile and chemically stable uorocarbon residues and these residues typically cause high contact resistance at the metal-silicon interface. Moreover, it is very dicult to remove such residues completely in high-aspect ratio structure especially with sub-micron diameter contact hole size. In previous reports, the oxidizing process followed by w et chemical stripping, dipping in hydro sulfuric acid (H SO ) and hydro uoric (HF) acid based chemicals, was the most eective method to remove uorocarbon residues. However, a large quantity of these wet chemicals increased the process cost and caused signicant environmental problems. In this study, l o w temperature remote plasma dry cleaning process that removes both the PR and polymer residues containing carbon and uorine after RIE process has been investigated. The cleaning eciencies of remote oxygen and hydrogen plasma were systematically evaluated at various conditions such a s plasma power, exposure time, gas ow rate and sample temperature. Remote plasma was used to minimize plasma damage by k eeping the substrate distant from discharge region. Preliminary results showed that the hydrogen plasma cleaning was necessarily required to remove the residual carbon contaminants on silicon surface after oxygen plasma cleaning. Also, two step cleaning, oxygen plasma ashing and subsequent h ydrogen plasma cleaning, was very eective t o r e m o ve carbon residues and polymer without forming SiO layer on silicon surface after cleaning process.
EFFECTS OF BOROPHOSPHOSILICATE GLASS DOPANT CONCENTRATIONS ON ISOTROPIC ETCH PROFILE.
Chris Gibson, Bradley R. Williams, Stacey Evans, AMI Semiconductor, Inc., Pocatello, ID.
In the process of chemically etching contact openings, lm characteristics of the borophosphosilicate glass (BPSG) lm strongly eect the formation of an ideal contact prole. Ideal contact proles represent a wine glass shape to provide better metal step coverage in to the contact opening in comparison to a vertical sidewall prole. The rounded shape of the wine glass is etched chemically (isotropic) allowing for etch in the vertical and horizontal direction. As the addition of dopants to the oxide lm eect the etch rate, the prole of the isotropic etch will change which in turn eect electrical device properties, down stream processes and device reliability. BPSG lm characteristics are the area of investigation. Characteristics of concern are weight percent concentrations of boron and phosphorus, lm density and dopant concentration proles in relation to depth. To evaluate the entire contact formation module, chemical etch characteristics including etch rate in relation to lm depth for thermal oxide lms were also investigated. Experimentation in the form of a response surface design was used to model eects of previously discussed BPSG lm characteristics. To a c hieve the desired and predictable wet etch r a t e o f B P S G i n a b u e r e d o xide etch (BOE) calculated control limits were placed on the boron and phosphorous dopant concentrations. Results showed that dopant eects on the isotropic etch process exceeded the control capability of dopant concentrations in the deposition process. In relating process control capabilities to 6s techniques, a Cpk above 1.5 is considered capable. To eliminate previously discussed defects created in the isotropic etch process, reject limits for dopant concentrations in BPSG lm deposition process would need to be set well within the typical 6s giving a Cpk below 1.5.
EPITAXIAL GROWTH OF CoSi ON Si(100). Ryan Chong, Mark Yeadon, S h ue Yin Chow and Chaw Sing Ho. Epitaxial silicides are of interest in advanced CMOS front-end-process technology for shallow source/drain contacts of higher thermal stability and lower interfacial roughness than their polycrystalline counterparts. We report the synthesis of epitaxial CoSi on Si(100) by a reactive deposition technique. Using real-time in-situ transmission electron diraction and microscopy under UHV conditions (MERLION system) we observe the direct formation of CoSi on the Si(100) surface with no intermediate phase formation. The experimental data will be compared with the deposition and anneal of Co on the clean (2x1) reconstructucted Si(100) surface. Under these conditions, the formation of polycrystalline CoSi was observed, as expected. The mechanisms of epitaxial silicide formation were elucidated from video recordings of the growth process which will be discussed.
Cu PATTERNING USING A SELF-ALIGNED MgO MASK Yeonkyu Ko, Heejung Yang, Jaegab Lee, Kookmin Univ, School of Metallurgical and Materials Engineering, Sungbuk-Gu, Seoul, KOREA. Development of a Cu patterning method has been one of the most important t e c hnical processes that need to apply for the gate electrodes of thin lm transistor liquid crystal display (TFT-LCD). A self-aligned surface MgO layer was used as a mask in the new process. The surface MgO layer was formed by diusion of Mg from Cu lm to free surface. Cu(4.5at%Mg) lm having thickness of 4000 A was annealed in O ambient a t 1 0 m T orr, 500 for 30min, followed by patterning of the MgO layer using photolithography and HF wet etch process. The patterned Cu alloy l m w as exposed to O plasma ambient and H(hfac) gas was simultaneous owed toward the lm for dry etching. Total pressure of O and H(hfac) in the reactor was constantly maintained at 200 mTorr (O2/H(hfac) = 1:1). The self-aligned MgO lms successfully played a role of mask for dry etching the Cu(Mg) lms with a taper slope. A a-Si:H TFT was fabricated with the dry etching process. The a-Si:H TFT using the MgO mask showed good subthreshold slope, on/o current r a t i o , a n d output characteristics. Cu is being widely used in ULSI metallization process as a replacement for Al due to its lower resistivity and higher electromigration resistance. Electroless Cu deposition is one of the candidates for Cu processing because of low cost and high quality o f electroless Cu lms. Copper can be deposited on a catalytic surface from an ionic solution without any external power supply by electroless plating. The electroless copper reaction is an autocatalytic reaction. This means that once there is an initial layer of copper, the reaction continues indenitely. Since the surface on which electroless copper is deposited is not catalytic, an activation process is usually needed to start the electroless reaction. Gold, platinum, or palladium is required as catalytic layer for reliable electroless copper deposition, so the activation process is a key process for successful copper electroless plating. In this paper, palladium activation on dc magnetron sputtered TiN and TaN as diusion barriers for autocatalytic electroless copper deposition has been investigated by using X-ray diraction, sheet resistance measurement, eld emission scanning electron microscopy, plan view transmission electron microscopy (TEM). The density of palladium nuclei on TaN diusion barrier was increased with decreasing the grain size of TaN lms which w as caused by increasing nitrogen content i n T aN lms. Plan view TEM results showed that palladium nuclei formed mainly on the triple points of the grain boundaries of the TiN diusion barriers. Particles emanating from walls, shields and other components of the chambers in which i n tegrated circuit wafers are processed, are among factors which h a ve been shown to contribute to the formation of defect sites on completed wafers. Typically, the generation rate of particles is inuenced by the nal treatment that the surfaces of these components receive prior to installation in the chamber. Quartz coupons, prepared from material characteristic of contemporary bell jar manufacture, were subjected to typical post cleaning steps. These were surface texturing, post blast etching, pressure washing and ultrasonic rinsing. The relative e e c t i v eness of these steps was assessed with a conventional experimental matrix. The coupons were evaluated for potential particle generation by t wo methods. First, carbon lifto techniques were used to evaluate relative n umbers of weakly attached particles on the surface of the coupons. Secondly, cross sections were prepared to examine the depth and type of subsurface damage capable of contributing to particle generaltion. Current methods to promote adhesion of deposits to PVD shielding require increasing surface roughness by abrasive blasting. This technique is known to embed fractured grit particles into the metal substrate. Cleaning processes intended to remove micro-particles following grit blast are only marginally successful. This experiment was designed to optimize post grit blast processing for embedded grit removal. Stainless steel samples, prepared from used shield components, were utilized in a matrix to evaluate the eectiveness of ultrasonic agitation, chemical etching, and CO pellet blasting at removing embedded grit. These samples were analyzed using beta backscattered electron imaging. Subsequently, samples were subjected to thermal cycling representative of that experienced in chamber operation, to determine whether any remaining grit would be released as a result of these temperature excursions. Particle count data, obtained from actual production operations, is presented to demonstrate the eectiveness of post blast cleaning techniques.
A N O VEL Cu/LOW-k INTEGRATION TECHNOLOGY BY Cu LINE-PILLAR PROCESS. Seiichi Shishiguchi, Takuya F ukuda, Hiroyuki Kochiya, Hiroshi Yanazawa, Association of Super-Advanced Electronics Technologies (ASET), Yokohama, JAPAN. The Cu/low-k integration has become essential in order to reduce RC-delay o f i n terconnect-lines. In this regard, a Cu dual-damascene process has been proposed and has actually applied to the high-end ULSIs. As the device size shrinks toward 100nm technology-node, the damascene structure will require more dicult technologies, such a s the etching of low-k material and the deposition of conformal and thinner metal-layers into the smaller feature size. The need to reduce the k value of dielectrics will make the CMP process more dicult, because materials become more fragile as k becomes smaller. This paper describes a new concept of Cu/low-k integration that solves the above problems. The technology does not employ CMP, a n d i n volves the following three process steps. First, photoresist is patterned on a Cu seed-layer and photoresist spaces are lled by the electroplated Cu. Cu lines or pillars are formed by the removal of the PR/seed/ adhesion layers. Second, a low-k lm is transferred by STP (spin coating, lm transfer, and hot pressing), which i n volves spin-coating a low-k material on a base lm, and then transferring it to the Cu line/pillar substrate by pressing and heating in a vacuum. Gap-lling and surface-planarization are realized after the removal of the base lm. Third, the top surface of the Cu line/pillar is revealed by the low-k etch back. In experiments, x-ray lithography w as used for the photoresist patterning. Pulse current m o d e w as applied for the Cu electroplating to relax the Cu plating stress. An organic low-k material (k=2.9) was used for the STP process One of the most dicult challenges in the integration of Cu and low-k materials in integrated circuit (IC) processing concerns the signicant mismatch of mechanical properties (Young's modulus, shear modulus, Poisson's ratio, coecient of thermal expansion) between metals and most low-k dielectrics. Recently, a t e c hnique based on ultrasonic force microscopy (UFM) has been developed to enable nondestructive nanometer-scale elastic imaging of as-processed structures. UFM has successfully been used to image RIE-induced hardening of patterned low-k dielectrics and mechanical modication of such dielectrics due to chemical mechanical planarization (CMP). To complement t h i s technique we report on the development of cross-sectional elastic imaging of IC interconnect structures via cross-sectional UFM (CS-UFM). A CS-UFM protocol has been developed to successfully image the elastic proles of cross-sectioned Al/silicon oxide, Cu/silicon oxide, and Cu/low-k interconnect structures with a spatial resolution 5 nm. CS-UFM imaging reveals mechanical defects and non-uniformities in low-k dielectrics. Specically, i n tra-trench variation of mechanical response is shown. Also, subsurface compositional defects have been imaged within low-k dielectrics. Likewise, CS-UFM has been used to image voids in Cu-lled trenches/vias. The cross-sectional elastic imaging maps of the IC interconnect structures are compared to nite element analysis (FEA) models as well as empirical elastic-response models to estimate the mechanical sensitivity of CS-UFM and calibrate the nanoscale image intensity to the elastic moduli of the interconnect metal, barrier, and dielectric. A modulus sensitivity 2% is demonstrated.
The thermal stability on organic porous low-k, P-SiLK with dielectric constant about 2.4, has been studied. A ULK material based on a siloxane resin has been developed that can be coated on silicone wafers by spin-coating, and both cured and rendered porous by a simple thermal treatment i n a n i n e r t atmosphere. The chemical bonds between the resin and porogen groups prevent the phase separation of the porogen from the resin during curing and lead extremely small pores. The highly hydrophobic thin lms made from this material displayed Dk of 1.8, breakdown voltage of 4 MV/cm, a cohesive strength 60 MPa, excellent crack resistance, and an average pore size of 2.2 nm by P ALS and 2.5-3.0 nm by E P . In this presentation, our strategy for designing low-k materials, the material properties and integration results for this new material will be discussed. We propose and demonstrate experimentally a new structural characterization technique for ultra-low-dielectric-constant thin lms with periodic porous structures by employing a new analytical approach to X-ray reectance / scattering data. The analytical approach which w e propose here takes specular reection, incoherent scattering from random distribution of, and coherent scattering from periodically modulated distribution of electron density i n to account. Thin-lm measurements by reectance and scattering of X-ray are known for their advantages in sensitivity and non-intrusiveness. Interlayer dielectrics with dielectric constant (k) less than 1.5 will be required in future integrated circuit technology for high enough transmission speed of signal and for low enough energy consumption. On the other hand, candidate materials ever been studied, do not show k v alues well below 2 without inclusion of pores or open volume structures in them. As the pore volume fraction is increased for lower k v alue, pore connectivity increases for random distribution of pores, resulting in increase of average (connected) pore volume and hence in deterioration of lm mechanical properties. Eorts to introduce periodicity in pore structure are undertaken to resolve the problem. Once the periodicity i s i n troduced, however, the above-mentioned X-ray measurement techniques start to suer from the signal associated with the anisotropy and coherent scattering or diraction from the periodic modulation of electron density, and new approaches become needed to obtain information not only about the periodic structure itself, but also about the residual random structure in the \wall" material as well as about the overall structural disorders; all those parameters are important in assessing relationship between k and such essential properties for integration as mechanical properties, stability and reliability. By comparing the experimental data taken under specular reection and o-angle scattering both in out-of-plan and in-plain geometries with the proposed model calculation, the contributions from the origins are successfully separated. Reduction of interconnect parasitic capacitances has become more important issue to fabricate high-speed ULSIs for 100 nm technology node and beyond. In order to meet with this requirement, various intermetal dielectric lms with low dielectric constant (low-k lms) have been developed. Introducing pores (air) into dielectric materials is an ecient method to fabricate low-k lm with dielectric constant less than 2.0, because the dielectric constant of air is 1.0. Conventional porous lms, however, did not have enough mechanical strength and electrical properties as expected. Therefore, pore formation technology in dielectric lm must be improved for development o f low-k (k=1.5) for 70 nm technology node. We h a ve developed a novel periodic nanoporous silicate glass with high structural stability a s a low-k thin lm by spin-coating method. Conventional porous silicate glass lms have caused structural shrinkages (10-20% or more) by calcination of the spin-coated lms. In this investigation we adopt special treatment before calcination. Our novel nanoporous lm shows no shift of XRD peak position after calcination at 673K, indicating that both the ultimate mechanical strength and the minimization of stress at the interface between the prepared lm and the underlying substrate can be achieved. Such a shrinkage-free periodic nanoporous silica lm can possess higher V (break down voltage) and lower I (leak current). In this study we e v aluated electrical properties (dielectric constant, V and I ) b y IV and CV measurements, structural properties (including information on pores) by XRD, XRR, TEM, and mechanical properties (hardness and Young's modulus) of this special-treated novel nanoporous silica lm. The dielectric constant w as evaluated to be around 1.5 at 1MHz. Methylsilsesquioxane (MSSQ) lms are primary candidates to replace silica as the interlayer dielectric in future generations of microelectronic devices. More importantly, the dielectric constant o f M S S Q is continuously tunable with the incorporation of porosity a t t h e nanometer length scale. However, before integration is possible it is necessary to understand and quantify the mechanical and fracture behavior of these thin lms. Specically, the addition of porosity m a y have detrimental eects on many of the required mechanical properties, which will reduce survivability during CMP and lower the resistance to electromigration back stresses during operation. The eect of porosity on a range of salient mechanical properties including inherent fracture resistance, adhesion, and elastic modulus will be addressed for several resin formulations. Various other factors, including surface modication with UV-ozone, will be presented. The implications of dierent matrix microstructures and pore architectures are discussed. THERMAL STABILITY STUDIES ON 2,4,6,8-TETRA-METHYLCYCLOTETRASILOXANE (TMCTS). Chongying Xu, Alexander S. Borovik, Ziyun Wang, Jose Arno and Thomas H. Baum, ATMI, Inc., Danbury, CT. 2, 4, 6, is being considered as a precursor for CVD of low dielectric constant (k) thin lms as interlayer dielectrics in an integrated circuit. Recently, i t w as reported that TMCTS polymerizes in delivery lines in a CVD process tool. To combat this problem, we conducted a series of chemical studies on TMCTS thermal behaviors under various process conditions. For instance, TMCTS was heated in the presence of 316L stainless steel, acids, bases, water and various drying agents. The TMCTS then was studied by NMR, FT-IR and GC-MS. Our results indicate that TMCTS is readily polymerized in the presence of moisture with acids and bases. We h a ve developed an ultra-dry TMCTS and a new method to determine water content in TMCTS that allows us to control TMCTS quality. In this paper, we will report our results on TMCTS thermal stability studies.
POROUS METHYLSILSESQUIOXANE LOW-k DIELECTRIC
ELECTROMIGRATION IN SUBMICRON DUAL-DAMASCENE Cu/LOW-k INTERCONNECTS. Ki-Don Lee, Xia Lu, Ennis T. Ogawa, Hideki Matsuhashi, and Paul S. Ho, The University o f T exas at Austin, Microelectronics Research C e n ter, Austin, TX; Volker A. Blaschke, and Rod Augur, International SEMATECH, Austin, TX. Electromigration (EM) lifetime characteristics and failure mechanism have been investigated for Cu/SiLK and Cu/porous MSQ interconnects as compared to Cu/oxide interconnects. SiLK is an organic polymer developed by the Dow Chemical Company with k of 2.7 and Porous MSQ is a spin-on porous silicate with k of 2.4. The activation energies were found to be 0.97 eV for SiLK and 0.80 eV for the porous MSQ, similar to that of oxide. This range of activation energies suggests a similar mass transport mechanism, interfacial diusion. The current exponent of SiLK and oxide were found to be 1.1 and 1.2, respectively. Using focused ion beam (FIB) microprobe, distinct failure mechanism for Cu/low-k interconnects due to lateral Cu extrusion at the anode under the cap layer has been observed and it seems to be related to thermomechanical properties of low-k materials. The short lifetime characteristics of low-k interconnects can be attributed to a smaller back stress due to smaller connement eect. The critical length eect has been found to be smaller for Cu/low-k than for Cu/oxide. Results obtained in this study indicated that thermomechanical properties of low-k interconnects, including interfacial adhesion, failure mode of low-k material, joule heating, mechanical strength (E) and CTE are important parameters in controlling EM reliability o f C u / l o w-k interconnects. The results of an experiment designed to investigate the eects of post deposition ultra-violet (UV) assisted O annealing on the properties of high-permittivity ( ) lms on silicon are reported. Although previous work has demonstrated low temperature (350-400 C) post deposition UV O annealing can improve t h e p h ysical and electrical properties of high-lms [1], the mechanism is not fully understood. The high-lm chosen for the experiment w as Ta O fabricated by UV assisted Injection Liquid Source Chemical Vapour Deposition (UVILS-CVD) on Si(100) substrates. The UVILS CVD technique allows the high-deposition and post deposition annealing to be performed in the same reaction chamber. Leakage current densities are reduced by up to six orders of magnitude as a result of a 350 C post deposition UV O anneal. The anneal step increases both the refractive index (2.01 to 2.21) and lm stoichiometry (Ta:O, 1:2 to 1:2.47). From SIMS analysis, this improvement has been attributed to the removal of Si, N and C from the bulk of the dielectric layer during the anneal. The UV anneal in O creates oxygen free radicals and ozone (the O bond strength is 5.17 eV; the UV photon energy is 5.68 eV). It is proposed that these contaminants are removed in the gas phase (CO, CO , SiO, NO, N O...), following a reaction with oxygen free radicals. In addition, the UV O irradiation provides O free radicals to the as-deposited suboxide, which is evidenced by the increase in the stoichiometry of the lm after the 350 C UV O anneal. Results will be presented on post deposition UV anneal experiments performed in vacuum conditions, which support this theory. The technique is currently being extended to alternative high-dielectrics, including HfO and mixed Ta O -TiO layers, formed using carbon based metal-organic precursors. Degradation of the thermal and thermomechanical properties with porosity i s a k ey concern regarding the implementation of ultra low dielectric constant (low-k) porous materials. In this study, a b e n d i n g beam technique designed to measure thermal stress, biaixal modulus, coecient of thermal expansion (CTE) and Poissons ratio of thin lms was used to investigate the thermomechanical behavior of the porous Methylsilsesquioxane (MSSQ) lms prepared by incorporation of macromolecular \porogens" . The stress of the lms with a porosity range from 0% to 50% was measured during thermal cycling at a ramping rate of 2 C/min. It was shown that the stress decreased linearly with the increase of temperature and decreased with porosity at any given temperature. As a function of the biaxial modulus and CTE the lm, the slope of the temperature-stress curve w as calculated as a function of porosity. It decreased with porosity a n d a sharp drop appeared around 20% porosity. Compared with the thermal conductivity measured by the 3 technique and the dielectric constant of the lms, the modulus demonstrated a much more profound transitional behavior. It is suggested that the sharp drop is due to a transition in pore morphology from closed cell to interconnected open cell structure at the percolation limit. The drive for smaller and faster microelectronic devices has led to the introduction of Copper metallization and low-permittivity ( l o w-k) dielectric materials for interconnect structures. The weak thermo-mechanical properties of low-k dielectrics cause serious concerns on reliability a n d i n tegration of Cu/low k i n terconnects. Indeed, during fabrication, thermal stresses arise due to mismatching in coecients of thermal expansion (CTE) and elastic properties of the materials. The interfacial adhesion of thin lms becomes critical to the integration and reliability o f l o w-k materials. This paper will present the results from an application of the 4-point bending technique to characterize the adhesion strength of ultra low-k dielectric materials to CVD barrier layers. Adhesion energy between an ultra low-k dielectric material and a barrier layer was measured as a function of porosity (2.0 k 2 . 3 ) . I t w as found that the fracture energy decreases with the dielectric constant w h i c h correlates with mechanical properties such a s Y oung's modulus and hardness. Adhesion measurement d a t a w ere also obtained for dierent l o w-k / Barrier layer interfaces. The independence of energy on the type of interface suggests that the fracture is actually occurring in the low-k material and not at the interface. In addition, the very low fracture energies (G 3 J/m ) conrm the weak mechanical properties of such materials. Results will be illustrated with failure surfaces analysis using Auger electron spectroscopy and scanning electron microscope.
NANOINDENTATION OF SILICATE LOW-k DIELECTRIC THIN FILMS. Joseph B. Vella, Alex A. Volinsky, Indira S. Adhihetty, Motorola, Digital DNATM Labs, Process and Materials Characterization Lab, Mesa, AZ; William W. Gerberich, University o f Minnesota, Dept. of Chem. Eng. and Materials Science, Minneapolis, MN. Due to the radical compromise in thermal and/or mechanical properties that the migration from silicon dioxide to novel low-k dielectric lms necessarily incurs, the IC industry is motivated to better understand the failure modes of low-k dielectric lms. These failure modes include thermal instability, poor mechanical strength, and chemical-mechanical polishing (CMP) failure due to low cohesive and adhesive fracture toughness. Studies performed at SEMATECH have indicated that CMP reliability o f l o w-k can be correlated with the elastic modulus of the lm. However, we believe that the modulus is only of many compromised mechanical properties that stem from the lms interrupted silicate interatomic network or nano-porosity. Silica-based porous lms typically have l o w elastic modulus of 1 to 10 GPa and relatively high hardness of 0.5 to 1.5 GPa. With the high hardness to modulus ratios low fracture toughness can also be expected. In this study we outline other properties of silica-based low-k lms that must be better understood for proper low-k dielectric lm screening. CVD deposited low-K lms of dierent thicknesses were deposited on Si wafers. Film mechanical properties were measured with nanoindentation. An indentation method utilizing a cube corner indenter was used to induce radial cracks in these low-K lms. Based on the indentation load and radial crack length, measured optically, fracture toughness of thin lms was calculated. Film fracture was also observed during nanoindentation adhesion testing. These tests were intended to measure interfacial fracture toughness, however interfacial cracks kinked into the lm itself, indicating that adhesive and cohesive failure mechanisms will compete in the event of device failure. Given that the crack propagates through the low-K and based on resultant strain energy release rate calculations, lm toughness on the order of 0.05 MPa*m is estimated. This is corroborated by strain energy release rate calculations based on spontaneous lm fracture due to residual lm stress at a critical lm thickness of 3 microns.
LOW-THIN FILMS DEPOSITED BY PECVD USING DECAHYDRONAPHTHALENE AND TETRAETHYL-ORTHOSILICATE AS THE PRECURSORS. Sanghak Yeo, Jaeyoung Yang, Cheonman Shim and Donggeun Jung, Department o f P h ysics, Brain Korea 21 Physics Research Division and Institute of Basic Science, Sungkyunkwan University, S u won, REPUBLIC OF KOREA. Plasma enhanced chemical vapor deposition (PECVD) using a mixture of decahydronaphthalene (DHN) and tetraethylorthosilicate (TEOS) as the precursors was used to deposit low dielectric constant plasma polymer thin lms. The lms were referred to as plasma polymerized decahydronaphthalene:tetraethylorthosilicate (PPDHN:TEOS) lms. Properties of PPDHN:TEOS thin lms were dependent signicantly upon the plasma power. The deposition power was varied from 30 to 90 W. As the plasma power increased, except for the lm deposited at 70 W, the relative dielectric constant decreased, thermal stability degraded, and leakage current decreased. The PPDHN:TEOS thin lm deposited at 70W showed the minimum value, the poorest thermal stability, and the minimum leakage current among the PPDHN:TEOS lms deposited with the plasma power of 30, 50, 70, and 90 W. We i n vestigated the chemical structure of PPDHN:TEOS by F ourier transform infrared (FT-IR) spectroscopy. FT-IR absorption analysis revealed that as the content o f DHN-related species increases and the content of TEOS-related species decreases in the PPDHN:TEOS lms, the value decreases, and thermal stability degrades. The thin lm deposited at 70 W showed leakage current o f5x10 A/cm at 1 MV/cm. In order to improve the -value and thermal stability of the 70W-deposited PPDHN:TEOS lms, we performed the post deposition in-situ heat treatment. After the heat treatment at 450 C, the relative dielectric constant of the lm decreased from 3.1 to 2.7. The 450 C-heat treated PPDHN:TEOS lm has higher thermal stability than the not-treated lm. Removal of reactive species in the lm and increase of cross-linking among lm-forming species by heat treatment are thought to contribute to the decrease of -value and improvement o f the thermal stabilities, respectively. Microscopists are faced with many c hallenges in locating and examining failure sites in the ever-shrinking semiconductor device. The site must be located using electrical characterization techniques like electron beam induced current (EBIC), photo emission microscopy (PEM) or liquid crystal (LC) then cross-sectioned with a focused ion beam (FIB). Both PEM and LC require the semiconductor circuit to be at near operating conditions which has been observed to locally melt the area of interest frequently destroying evidence of the failure mechanism. In contrast, EBIC typically can be accomplished at low o r no applied voltage eliminating further damage to the circuit. EBIC has been applied to locate leakage sites in high voltage metal oxide semiconductor (MOS) electro static discharge (ESD) reliability failures. In addition to a brief revisit of the basic principles of EBIC and describing a technique to successfully cross section`hot spots' for transmission electron microscopy (TEM) observation, focus will be placed on a case study of the reliability testing failure analysis of ESD power transistors using EBIC, scanning electron microscopy ( S E M ) , FIB, and transmission electron microscopy ( T E M ) . We h a ve carried out experiments on dual-damascene Cu interconnects with dierent lengths. We nd that, like Al-based interconnects, the reliability of Cu-based interconnects improves at short lengths. Like Al, some short Cu lines do not form voids that cause failure before back-stresses cause void growth to stop. However, unlike Al-based interconnects, there does not appear to be a minimum current density-line length product (jL) for which all lines are immortal. It is thought that this is related to the absence of a conducting refractory overlayer in Cu-technology that can shunt current around small voids, as conducting anti-reection coating layers do in Al-technology. Also unlike Al, we nd that for Cu interconnects, both the median time to failure and the deviation in the time to failure increase for longer lines. A sub-population of long lines survive f o r v ery long times. It is thought that this is the result of rupture of the thin refractory metal liner at the base of the dual-damascene Cu vias. New and emerging process technologies are creating contamination control challenges for current and future generations of integrated circuits. Damascene interconnect, metal gate and metal silicide processes are representative o f m a n y potential sources of metallic contamination to wafer structures. In this work, we studied contamination of oxidized silicon wafers by s e v eral metals of industrial importance including copper, cobalt, sodium, iron and nickel. Contamination in the range of 20 to 500 ppb was introduced by spin-coating. These levels are representative of exposure in chemical processes such as CMP cleans. Contaminating ions were driven into the oxide layer by corona temperature stress (CTS). The presence of incorporated metallic species within the oxide was determined using VPD-ICPMS and SIMS. The eects of contamination on interface and oxide reliability w ere quantied by non-contact COCOS (Corona Oxide Characterization of Semiconductor) and SILC (Stress Induced Leakage Current) techniques. We discuss the relationships identied between surface analysis results and the non-contact measurements of oxide reliability and interface properties.
MECHANICAL-STRESS-CONTROLLED SILICIDE INTER-CONNECTIONS FOR HIGHLY RELIABLE SEMICONDUCTOR
DEVICES. Hiromi Shimazu, Hideo Miura, Hitachi, Ltd., Mechanical Engineering Research Laboratory, Ibaraki, JAPAN. Silicidation is one eective w ay of reducing contact resistivity b e t ween a metal and silicon. Titanium silicide is one of popular material for interconnect applications. Titanium lm is deposited on poly-Si plugs, which a r e e m bedded in a silicon dioxide layer, and annealed at about 800 C to form titanium-silicide between the poly-Si plug and the metal interconnect. The rst reaction from Ti to TiSi starts at about 500 C, and the second reaction from TiSi to TiSi starts at about 600 C. However, this silicidation causes higher tensile stress than 1 GPa in the reacted silicide lm due to volume shrinkage during the silicidation; thus, it sometimes causes delamination between the reacted silicide and the remaining silicon. The stress developed near the interface between the poly-Si and the reacted silicide lm was analyzed using a nite element method by considering the silicidation-induced stress. The developed stress near the interface strongly depends on both the thickness of the newly grown silicide and the diameter of the contact. It increases with increasing thickness of the silicide and decreasing the contact diameter. The developed stress reached the critical stress for delamination at the interface when the thickness of TiSi was thicker than 75 nm and the diameter of the contact was smaller than 0.3 m. it is, therefore, very important to minimize the thickness of the silicide in order to eliminate delamination at the interface. Increasing the annealing temperature for the silcidation higher than 800 C is another eective way for reducing the stress, because the developed stress relaxes due to viscoelastisity of the silicide lm. We h a ve made clear the stress developing process during titanium-silicide formation and an eective design rule for the highly reliable silicide interconnection. Aluminum-wire/tungsten-plug based multi-level interconnect technologies remain as the mainstream back-end-of-line technology for VLSI circuits in the semiconductor industry. The early interconnect failure in the W-plug via structure has been recognized as a generic phenomenon. In this work, we present detailed studies of two integration schemes for such a m ulti-level ULSI interconnect module for sub-quarter-micron CMOS technologies, and discuss the benets and drawbacks of each of them primarily from a process integration point of view. We demonstrate that an etch stop integration scheme in which the via etch stops on the TiN cladding layer could result in signicantly improved via electromigration performance compared to an over etch i n tegration scheme in which the via is over etched into the underline Al(Cu). We also identied several highly detrimental early failure modes associated with the over etch structure, and showed that such early failure modes could be prevented in the etch stop integration scheme. All test structures were processed using manufacturing tool sets at a state-of-the-art eight-inch silicon Fab of Agere Systems. Detailed information regarding metalization compositions for metal wires and via liners, electromigration failure distributions, FMAs (failure mode analysis) of early interconnect failures, via contact resistances, metal sheet resistances, interconnect yields, and their correlations to the dierent i n tegration schemes will be presented. Even though there are some small penalties in the device performance in the etch stop integration scheme, the benets in the reliability and the better tolerance to manufacturing process variation clearly justify the adoption of this robust multi-level ULSI interconnect module for sub-quarter-micron CMOS technologies. interconnect features utilized in technologically relevant structures will inuence plasticity and hence the fracture resistance of such patterned structures. Accordingly, t o i n vestigate the role of feature size and shape, selected patterned structures containing arrays of polymer and metal lines with varying aspect ratios have b e e n i n vestigated.
Macroscopic adhesion values were determined by measuring the critical strain energy release rate, G , for debonding of a selected interface. The signicant c o n tribution to G values from local plastic energy dissipation in the polymer and metal lines was examined and used to demonstrate the eect of patterned structure geometry on interfacial adhesion. Trends in adhesion and fracture behavior related to the patterned structures will be discussed in terms of the prevailing plastic deformation mechanisms and form the basis from which simple design rules for improved mechanical reliability m a y be developed.
